SN74S74NP3 datasheet, PDF - EEWORLD Datasheet

SN74S74NP3: DescriptionIC JBAR-KBAR FLIP-FLOP, FF/Latch; Categorylogic logic; File Size322KB，6 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

SN74S74NP3 Overview

IC JBAR-KBAR FLIP-FLOP, FF/Latch

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP14,.3
Reach Compliance Code	not_compliant
JESD-30 code	R-PDIP-T14
Logic integrated circuit type	JBAR-KBAR FLIP-FLOP
Number of functions	2
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
Base Number Matches	1

EEWORLD University ---- Power Semiconductor Devices: Power Semiconductor Devices : https://training.eeworld.com.cn/course/67742Power semiconductor devices are an important branch of semiconductor devices. Like microelectronic chips (integrated circuit c...; 抛砖引玉 Analog electronics

Check the internal working status and problems of the power supply: It can directly check the internal working status of the switching power supply and the problems inside the batteryRD, quality controlDescription: In the power supply manufacturing industry, the appli...; 科努德 Switching Power Supply Study Group

Intel plans to launch 32-core processor in 2010, targeting Sun: Sina Technology News, Beijing time, July 11, according to foreign media reports, Intel's plan five years ago was to launch a processor with a main frequency of 20GHz in 2010, but now the company has t...; settleinsh FPGA/CPLD

EEWORLD University ---- Introduction to Deep Learning of Neural Networks: Introduction to Deep Learning of Neural Networks : https://training.eeworld.com.cn/course/5281This training provides an introduction to deep learning, which have roots in neural networks and are model...; hi5 Talking

DSP AD current sampling data fitting curve: 1. Calculation formula. Current AD value:( Three-phase current value)The sliding resistor RPH1 is adjusted to 1.435K. When TH1 outputs 3V, the current is 51A. Summary: After completing the experiment,...; 火辣西米秀 DSP and ARM Processors

FPGA introductory series experimental tutorial - key debounce control LED on and off.pdf: FPGA introductory series experimental tutorial - key debounce control LED on and off.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components