NCP1136
High Voltage Switcher for
Offline Power Supplies
The NCP1136 switcher integrates a fixed−frequency peak current
mode controller with a low on−resistance, 800 V MOSFET. Available
in a PDIP−7 package, the NCP1136 offers a high level of integration,
including soft−start, frequency−jittering, short−circuit protection,
thermal shutdown protection, frequency foldback mode and
skip−cycle to reduce power consumption in light load condition, peak
current mode control with adjustable internal ramp compensation and
adjustable peak current set point.
During nominal load operation, the part switches at one of the
available frequencies (65 or 100 kHz). When the output power
demand diminishes, the IC automatically enters frequency foldback
mode and provides excellent efficiency at light loads. When the power
demand reduces further, it enters into a skip mode to reduce the
standby consumption down to no load condition.
Protection features include: a timer to detect an overload or a
short−circuit event with auto−recovery or latch protection, and a
built−in V
CC
overvoltage protection.
The switcher also provides a jittered 65 kHz or 100 kHz switching
frequency to improve the EMI.
Features
http://onsemi.com
PDIP−7
P SUFFIX
CASE 626B
MARKING DIAGRAM
113xyPzzz
AWL
YYWWG
1
x
y
= Specific Device Code
6 = NCP1136
= A or B
A = Latch
B = Auto−recovery
= Frequency
65 = 65 kHz
100 = 100 kHz
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
•
Built−in 800 V, 2.5 A MOSFET with R
DS(on)
of 3.7
W
for NCP1136
•
Fixed−Frequency 65 or 100 kHz Current−Mode Control with
•
•
•
•
•
•
•
zzz
Adjustable Internal Ramp Compensation
Adjustable Current Limit with External Resistor
Frequency Foldback Down to 26 kHz and Skip−Cycle for Light Load
Efficiency
Frequency Jittering for EMI Improvement
Less than 100 mW Standby Power @ High Line
EPS 2.0 Compliant
7−Pin Package Provides Creepage Distance
These are Pb−Free Devices
A
WL
YY
WW
G
ORDERING INFORMATION
See detailed ordering and shipping information on page 12 of
this data sheet.
Table 1. OUTPUT POWER TABLE
(Note 1)
230 Vac
+
15%
(Note 4)
Product
NCP1136
1.
2.
3.
4.
Adapter
(Note 2)
17 W
Peak or Open Frame
(Note 3)
34 W
Adapter
(Note 2)
15 W
85
−
265 Vac
Peak or Open Frame
(Note 3)
24 W
12 V output voltage with 135 V reflected output voltage
Typical continuous power in a non-ventilated enclosed adaptor measured at 50°C ambient temperature.
Maximum practical continuous power in an open-frame design at 50°C ambient temperature
230 V
AC
or 115 V
AC
with voltage doubler.
©
Semiconductor Components Industries, LLC, 2014
May, 2014
−
Rev. 0
1
Publication Order Number:
NCP1126/D
NCP1136
Figure 1. Typical Application
VCC
FB
CS
Source
1
2
3
4
(Top View)
8
6
5
GND
Drain
Drain
Figure 2. Pin Connections
Table 2. PIN FUNCTION DESCRIPTION
Pin No.
1
2
3
4
5
6
7
8
Pin Name
VCC
FB
CS
Source
Drain
Drain
−
GND
Pin Description
This pin is connected to an external auxiliary voltage and supplies the controller. When above a certain
level, the part fully latches off.
Feedback input. Hooking an optocoupler collector to this pin will allow regulation.
This pin monitors the primary peak current but also offers a means to introduce ramp compensation.
Source of the internal MOSFET. This pin is typically connected to the source of a grounded sense resistor.
The drain of the internal MOSFET. These pins connect to the transformer terminal and can withstand up to
800 V.
Removed for creepage distance.
Ground Reference.
Table 3. OPTIONS
Switcher
NCP1136AP65G
NCP1136BP65G
NCP1136AP100G
NCP1136BP100G
Package
PDIP−7
PDIP−7
PDIP−7
PDIP−7
Frequency
65 kHz
65 kHz
100 kHz
100 kHz
Short−Circuit Protection
Latch
Auto−Recovery
Latch
Auto−Recovery
http://onsemi.com
2
NCP1136
V
CC
and logic
management
double hiccup
I
pflag
Power
On Reset
S Q
Q
R
V
DD
Power
on reset
R
LIM
V
OVP
4 kW
U
VLO
V
DD
Vcc
−
+
+
−
Clamp
Drain
Source
Frequency
Modulation
+
−
Frequency
foldback
V
fold
R
Slope
Compensation
65/100 kHz
clock
S
Q
Q
−
+
−
V
ILIM
I
pflag
4 ms 5 s
250 mV Peak
Current Freeze
+
R
ramp
The soft start is activated
−
startup process
−
auto recovery
GND
LEB
+
−
V
skip
+
+
VDD
R
FB
FB
/4
−
CS
Figure 3. Functional Block Diagram
http://onsemi.com
3
NCP1136
Table 4. MAXIMUM RATINGS
(Note 5)
Rating
Drain Input Voltage (Referenced to Source Terminal)
Drain Maximum Pulsed Current (Pulse width limited by safe operating area)
Single Pulse Avalanche Energy
Supply Input Voltage (starting T
J
= 25_C, I
D
= 2.5 A,V
DD
= 50 V)
Current Sense Input Voltage
Feedback Input Voltage
Operating Junction Temperature
Storage Temperature Range
Power Dissipation (T
A
= 25_C, 2 Oz Cu, 600 mm
2
Printed Circuit Copper Clad)
Thermal Resistance, Junction to Ambient 2 Oz Cu Printed Circuit Copper Clad
Low Conductivity (Note 6)
High Conductivity (Note 7)
ESD Capability (Note 8)
Human Body Model ESD Capability per JEDEC JESD22−A114F.
Machine Model ESD Capability per JEDEC JESD22−A115C.
Charged−Device Model ESD Capability per JEDEC JESD22−C101E.
Symbol
V
Drain
I
DM
E
AS
V
CC(MAX)
V
CS
V
FB
T
J
T
STG
P
D
R
θJA
Value
−0.3
to 800
10
170
−0.3
to 35
−0.3
to 10
−0.3
to 10
−40
to 150
–60 to 150
1.5
128
78
2000
200
500
Unit
V
A
mJ
V
V
V
_C
_C
W
_C/W
V
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
5. This device contains Latch−Up protection and exceeds
±100
mA per JEDEC Standard JESD78.
6. Low Conductivity Board. As mounted on 40 x 40 x 1.5 mm FR4 substrate with a single layer of 50 mm
2
of 2 oz copper trances and heat
spreading area. As specified for a JEDEC 51 low conductivity test PCB. Test conditions were under natural convection of zero air flow.
7. High Conductivity Board. As mounted on 40 x 40 x 1.5 mm FR4 substrate with a single layer of 600 mm
2
of 2 oz copper trances and heat
spreading area. As specified for a JEDEC 51 high conductivity test PCB. Test conditions were under natural convection of zero air flow.
8. The Drain pins (5 and 6), are rated to the maximum voltage of the device, or 650 V.
http://onsemi.com
4
NCP1136
Table 5. ELECTRICAL CHARACTERISTICS
Characteristics
STARTUP AND SUPPLY CIRCUITS
Supply Voltage
Startup Threshold
Minimum Operating Voltage
Operating Hysteresis
V
CC
Overvoltage Protection Threshold
V
CC
Overvoltage Protection Filter Delay
V
CC
Clamp Voltage in Latch Mode
Supply Current
Startup Current
Skip Current
Operating Current at 65 kHz
Operating Current at 100 kHz
Current Consumption in Latch Mode
POWER SWITCH CIRCUIT
Off−State Leakage Current
Breakdown Voltage
ON State Resistance
T
J
= 125_C, V
Drain
= 800 V
T
J
= 25_C, I
Drain
= 250
mA,
V
FB
= 0 V
I
Drain
= 100 mA
V
CC
= 10 V, T
J
= 25_C
V
CC
= 10 V, T
J
= 125_C
V
DS
= 25 V, V
CC
= 0 V, f = 1 MHz
Rise Time
Fall Time
V
DS
= 400 V, I
Drain
= 2.5 A,
V
gs
= 10 V, R
g
= 4.7
W
I
Drain(off)
V
BR(DSS)
R
DS(on)
–
800
−
−
−
−
−
–
–
3.7
−
57
7.3
9.2
20
–
5.0
10.0
−
−
−
mA
V
W
I
CC
= 500
mA
V
CC
= V
CC(on)
– 0.5 V
V
FB
= V
skip
−
0.1 V
I
FB
= 50
mA,
f
SW
= 65 kHz
I
FB
= 50
mA,
f
SW
= 100 kHz
T
J
= –40_C to 125_C
V
CC
increasing
V
CC
decreasing
V
CC(on)
−
V
CC(off)
V
CC(on)
V
CC(off)
V
CC(HYS)
V
CC(OVP)
t
OVP(delay)
V
ZENER
I
CC1
I
CC2
I
CC3
I
CC4
I
CC(latch)
15.75
7.75
6.0
26.3
–
5
–
–
–
–
42
17
8.5
–
28
26
6.5
–
700
1900
3300
–
20
9.25
–
29.3
–
7.24
15
900
3100
4000
–
V
(V
CC
= 12 V, for typical values T
J
= 25_C, for min/max values, T
J
is –40_C to 125_C, unless otherwise noted)
Conditions
Symbol
Min
Typ
Max
Unit
V
ms
V
mA
mA
Output Capacitance
Switching Characteristics
C
OSS
t
r
t
f
pF
ns
CURRENT SENSE
Current Sense Voltage Threshold
Cycle by Cycle Current Sense
Propagation Delay
Cycle by Cycle Leading Edge Blanking
Duration
INTERNAL OSCILLATOR
Oscillation Frequency
Maximum Duty Ratio
Frequency Jittering in Percentage of f
OSC
FEEDBACK SECTION
Internal Pull−up Resistor
Equivalent ac resistor from FB to GND
V
FB
to Internal Current Setpoint
Division Ratio
Feedback Voltage Below Which the
Peak Current is Frozen
FREQUENCY FOLDBACK
Frequency Foldback Level on the FB
47% of maximum peak current
V
FB(fold)
1.35
1.5
1.78
V
R
up
R
eq
I
ratio
V
FB(freeze)
–
–
–
0.85
13
15
4
1
–
–
–
1.15
kW
kW
–
V
65 kHz Version
100 kHz Version
f
OSC1
f
OSC2
D
MAX
f
jitter
61
92
78
–
65
100
80
±5
71
108
82
–
kHz
%
%
V
CS
increasing, T
J
= 25_C
V
CS
increasing
V
CS
dv/dt = 1 V/ms, measured from
V
ILIM1
to DRV falling edge
V
ILIM1
V
ILIM2
t
CS(delay)
t
CS(LEB)
730
720
−
–
785
800
100
320
840
880
150
400
mV
ns
ns
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
9. The value is not subjected to production test
−
verified by design/characterization. The thermal shutdown temperature refers to the junc-
tion temperature of the controller.
http://onsemi.com
5
京公网安备 11010802033920号
EEWORLD
