VCC1-C0B-38M3107 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> VCC1-C0B-38M3107

VCC1-C0B-38M3107: DescriptionCMOS Output Clock Oscillator, 38.3107MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, CERAMIC, SMD, 4 PIN; CategoryPassive components oscillator; File Size180KB，10 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

VCC1-C0B-38M3107 Overview

CMOS Output Clock Oscillator, 38.3107MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, CERAMIC, SMD, 4 PIN

VCC1-C0B-38M3107 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Other features	TAPE AND REEL
maximum descent time	200 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Nominal operating frequency	38.3107 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-10 °C
Oscillator type	CMOS
Output load	15 pF
physical size	7.5mm x 5.0mm x 1.6mm
longest rise time	200 ns
Maximum supply voltage	3.3 V
Minimum supply voltage	2.7 V
Nominal supply voltage	3 V
surface mount	YES
maximum symmetry	40/60 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

VCC1 series

1.8, 2.5, 3.3, 5.0 volt CMOS Oscillator

Features

•

CMOS output

•

Output frequencies to 190 MHz

•

Low jitter, Fundamental or 3

OT Crystal

•

Tri-state output for board test and debug

•

-10/70 or –40/85

°C

operating temperature

•

Gold over nickel contact pads

•

Hermetically sealed ceramic SMD package

The VCC1 Crystal Oscillator

•

Product is compliant to RoHS directive

and fully compatible with lead free assembly

Applications

•

SONET/SDH/DWDM

•

Ethernet, Gigabit Ethernet

•

Storage Area Network

•

Digital Video

•

Broadband Access

•

Microprocessors/DSP/FPGA

Description

Vectron’s VCC1 Crystal Oscillator (XO) is quartz

stabilized square wave generator with a CMOS

output, operating off a 1.8, 2.5, 3.3, or 5.0 volt

supply.

The VCC1 uses fundamental or 3

overtone

crystals resulting in low jitter performance,

typically 0.5ps rms in the 12 kHz to 20MHz

band. Also a monolithic IC, which improves

reliability and reduces cost, is hermitically

sealed.

Output

Buffer /

Disable

Vectron International 267 Lowell Road, Hudson NH 03051

Tel: 1-88-VECTRON-1

e-mail: vectron@vectron.com

Recommended Resources

Application of TCA785 in thyristor AC voltage regulation system

Timing circuit with audio control

LM2579 is used as a +15V, -15V, DC-DC converter circuit diagram

Motor speed control circuit

555 digital/time converter circuit

EEWORLD University ---- Data Structure and Algorithm: Data Structure and Algorithm : https://training.eeworld.com.cn/course/4685Data structure and algorithm, a required computer course, has always been extremely boring and sleep-inducing no matter which ...; 老白菜 Embedded System

Is LabVIEW a general-purpose programming language?: By Jeff Kodosky, creator of LabVIEW I often hear, and sometimes even focus on, the debate over whether LabVIEW is a general-purpose language or a development environment for specialized applications i...; 3456 Test/Measurement

Moderator report: IPTV and digital video discussion area: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]Discussion content categories: standardization; industrialization (hardware products); IPTV software; IPTV quality control. Good ...; ayou Mobile and portable

Has anyone used a PIC microcontroller to play songs with a buzzer? Please share, thank you: Has anyone used a PIC microcontroller to play songs with a buzzer? Please share, thank you...; bbxyliyang01 MCU

A brief discussion on the synthesizability of VHDL/Verilog and some suggestions for beginners (transferred): 1. HDL is not a hardware design languageIn the past, I have encountered many VHDL or Verilog HDL beginners asking similar questions, such as how to implement division, square root, how to write loop s...; 1234 FPGA/CPLD

[CH563L Review] Part 2 Based on uCos, using FIFO algorithm to implement UART queue: This content is originally created by EEWORLD forum user boming . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source...; boming MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components