HD74HC08P datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> HD74HC08P

HD74HC08P: DescriptionQuad. 2-input AND Gates; Categorylogic logic; File Size84KB，7 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

HD74HC08P Overview

Quad. 2-input AND Gates

HD74HC08P Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Renesas Electronics Corporation
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	compli
ECCN code	EAR99
series	HC/UH
JESD-30 code	R-PDIP-T14
length	19.2 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	AND GATE
MaximumI(ol)	0.004 A
Humidity sensitivity level	1
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2/6 V
Prop。Delay @ Nom-Su	23 ns
propagation delay (tpd)	115 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	5.06 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	4.5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

HD74HC08P Related Products

	HD74HC08P	HD74HC08FPEL	HD74HC08	HD74HC08RPEL	HD74HC08TELL
Description	Quad. 2-input AND Gates	Quad. 2-input AND Gates	Quad. 2-input AND Gates	Quad. 2-input AND Gates	Quad. 2-input AND Gates
Is it lead-free?	Lead free	Lead free	-	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	-	conform to	conform to
Maker	Renesas Electronics Corporation	Renesas Electronics Corporation	-	Renesas Electronics Corporation	Renesas Electronics Corporation
Parts packaging code	DIP	SOIC	-	SOIC	TSSOP
package instruction	DIP, DIP14,.3	5.50 X 10.06 MM, 1.27 MM PITCH, PLASTIC, SOP-14	-	3.95 X 8.65 MM, 1.27 MM PITCH, PLASTIC, SOP-14	4.4 X 5 MM, 0.65 MM PITCH, PLASTIC, TSSOP-14
Contacts	14	14	-	14	14
Reach Compliance Code	compli	compli	-	compliant	compliant
ECCN code	EAR99	EAR99	-	EAR99	EAR99
series	HC/UH	HC/UH	-	HC/UH	HC/UH
JESD-30 code	R-PDIP-T14	R-PDSO-G14	-	R-PDSO-G14	R-PDSO-G14
length	19.2 mm	10.06 mm	-	8.65 mm	5 mm
Load capacitance (CL)	50 pF	50 pF	-	50 pF	50 pF
Logic integrated circuit type	AND GATE	AND GATE	-	AND GATE	AND GATE
MaximumI(ol)	0.004 A	0.004 A	-	0.004 A	0.004 A
Humidity sensitivity level	1	1	-	1	1
Number of functions	4	4	-	4	4
Number of entries	2	2	-	2	2
Number of terminals	14	14	-	14	14
Maximum operating temperature	85 °C	85 °C	-	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	SOP	-	SOP	TSSOP
Encapsulate equivalent code	DIP14,.3	SOP14,.3	-	SOP14,.25	TSSOP14,.25
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	-	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260	-	260	260
power supply	2/6 V	2/6 V	-	2/6 V	2/6 V
propagation delay (tpd)	115 ns	115 ns	-	115 ns	115 ns
Certification status	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	-	NO	NO
Maximum seat height	5.06 mm	2.2 mm	-	1.75 mm	1.1 mm
Maximum supply voltage (Vsup)	6 V	6 V	-	6 V	6 V
Minimum supply voltage (Vsup)	2 V	2 V	-	2 V	2 V
Nominal supply voltage (Vsup)	4.5 V	4.5 V	-	4.5 V	4.5 V
surface mount	NO	YES	-	YES	YES
technology	CMOS	CMOS	-	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	-	INDUSTRIAL	INDUSTRIAL
Terminal form	THROUGH-HOLE	GULL WING	-	GULL WING	GULL WING
Terminal pitch	2.54 mm	1.27 mm	-	1.27 mm	0.65 mm
Terminal location	DUAL	DUAL	-	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED
width	7.62 mm	5.5 mm	-	3.95 mm	4.4 mm
method of packing	-	TAPE AND REEL	-	TAPE AND REEL	TAPE AND REEL
Base Number Matches	-	1	-	1	1

Recommended Resources

Practical low-noise instrument amplification circuit diagram

Adjustable DC stabilized power supply circuit diagram

Light controlled delay circuit (4)

Inverter circuit 16

Computer motherboard circuit diagram 815 5_17

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components