ECD-20-13.000M-GTR datasheet, PDF

ECD-20-13.000M-GTR: DescriptionQUARTZ CRYSTAL RESONATOR, 13 MHz, RESISTANCE WELD PACKAGE-2; CategoryPassive components Crystal/resonator; File Size100KB，2 Pages; ManufacturerECLIPTEK; Websitehttp://www.ecliptek.com

Download Datasheet Parametric View All

ECD-20-13.000M-GTR Overview

QUARTZ CRYSTAL RESONATOR, 13 MHz, RESISTANCE WELD PACKAGE-2

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	RESISTANCE WELD PACKAGE-2
Reach Compliance Code	compliant
Other features	AT CUT CRYSTAL; TAPE AND REEL
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	2000 µW
frequency stability	0.005%
frequency tolerance	30 ppm
JESD-609 code	e0
load capacitance	20 pF
Manufacturer's serial number	EC
Installation features	SURFACE MOUNT
Nominal operating frequency	13 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
physical size	L11.18XB4.7XH13.58 (mm)/L0.44XB0.185XH0.535 (inch)
Series resistance	25 Ω
surface mount	YES
Terminal surface	Tin/Lead (Sn/Pb)
Base Number Matches	1

[Rawpixel RVB2601 development board trial experience] 4. General hardware timer test: 4. General Hardware Timer TestWhen using an operating system, if some tasks are performed in a software dead-wait manner, the system efficiency will inevitably be affected. Therefore, some slow period...; gs001588 XuanTie RISC-V Activity Zone

Ask a question about Verilog: I am a FPGA newbie, and now I have a Verilog question I would like to ask For example, there is an input data input [16:0] REG For ease of use, I now want to disassemble REG, such as a = REG[16:8]; b ...; littleshrimp FPGA/CPLD

Share MODBUS examples based on MSP430: This is the source code of the original author of tsg9456 in actual application, I hope it can help everyoneRun codeCopy code#include "synth.h"//-------------------------------------------------------...; 火辣西米秀 Microcontroller MCU

Using FPGA to collect images and store them in SD card: I am currently working on using a camera to continuously capture several images in FPGA, storing the images in SDRAM, and want to store them in a SD card in bmp format. I don't know NIOS design, so I ...; 微娴轩 EE_FPGA Learning Park

ATSAMD21, use ATMEL START to configure the internal DFLL48M CLOSE LOOP MODE to run at 48MHz: [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]zhengwenbang[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent a...; zhengwenbang Microchip MCU

EEWORLD University ---- VLSI CADI - Theory: VLSI CADI-Theory : https://training.eeworld.com.cn/course/6101A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.? How do we design these complex chips?? Answer: CAD s...; 木犯001号 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components