EEWORLDEEWORLDEEWORLD

Part Number

Search

PEMX1,315

Description
PEMX1 - NPN general purpose double transistor SOT 6-Pin
CategoryDiscrete semiconductor    The transistor   
File Size174KB,8 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Download Datasheet Parametric View All

PEMX1,315 Overview

PEMX1 - NPN general purpose double transistor SOT 6-Pin

PEMX1,315 Parametric

Parameter NameAttribute value
Brand NameNexperia
Parts packaging codeSOT
package instructionSMALL OUTLINE, R-PDSO-F6
Contacts6
Manufacturer packaging codeSOT666
Reach Compliance Codecompliant
Maximum collector current (IC)0.1 A
Collector-emitter maximum voltage40 V
ConfigurationSEPARATE, 2 ELEMENTS
Minimum DC current gain (hFE)120
JESD-30 codeR-PDSO-F6
JESD-609 codee3
Humidity sensitivity level1
Number of components2
Number of terminals6
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeNPN
surface mountYES
Terminal surfaceTin (Sn)
Terminal formFLAT
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
transistor applicationsSWITCHING
Transistor component materialsSILICON
Nominal transition frequency (fT)100 MHz
Base Number Matches1
Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
The base address of the register must be added with the offset address. What is the meaning of the offset address?
The base address of the register must be added with the offset address. What is the meaning of the offset address?...
QWE4562009 Discrete Device
TI DSP EMIF interface address bus problem
Platform: DSP (TMS320C6416T) + FPGA The EMIFA of 6416 is connected to FPGA. In the experiment, EMIFA CE1 space is used and set as a 16-bit asynchronous interface. In DSP, a value is assigned to an add...
Aguilera DSP and ARM Processors
MSP430 non-continuous IO parallel port output matrix keyboard
When I was working on msp430f5529, I found that there were not so many continuous IO ports, and only one P3 had 8 continuous ports. So I wondered if I could use discontinuous IO ports, that is, take t...
火辣西米秀 Microcontroller MCU
3. Some suggestions for training on "power supply" competition questions
Some of the knowledge points involved in the "power supply" competition questions are not included in the professional courses for some students, so they need to figure them out by themselves. This is...
兰博 Electronics Design Contest
【Practical tools】Visio timing diagram drawing component
The practical method of drawing timing diagram components in Visio is very simple. Download, unzip, and then put it in a fixed location. The default search location of Visio is "D:\Users Directory\My ...
小梅哥 Altera SoC
A collection of advanced FPGA learning route materials, free points download for a limited time!
Thanks to the netizen aerobotics for summarizing the learning materials based on a long-standing classic FPGA learning route. The learning route comes from the csdn netizen "Captain-Leader", and I als...
EEWORLD社区 Download Centre

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号