LXT400NE datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> LXT400NE

LXT400NE: DescriptionTelecom Circuit, 1-Func, CMOS, PDIP28, PLASTIC, DIP-28; CategoryWireless rf/communication Telecom circuit; File Size539KB，28 Pages; ManufacturerInphi Corporation

Download Datasheet Parametric Compare View All

LXT400NE Overview

Telecom Circuit, 1-Func, CMOS, PDIP28, PLASTIC, DIP-28

LXT400NE Parametric

Parameter Name	Attribute value
package instruction	DIP,
Reach Compliance Code	compliant
JESD-30 code	R-PDIP-T28
length	37.4015 mm
Number of functions	1
Number of terminals	28
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Certification status	Not Qualified
Maximum seat height	6.35 mm
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Telecom integrated circuit types	TELECOM CIRCUIT
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	15.24 mm
Base Number Matches	1

Preview

Download Datasheet

View All

LXT400

All Rate Extended Range Switched 56/DDS Transceiver

Datasheet

General Description

The LXT400 is an integrated line interface circuit for Switched 56 (SW 56) and Digital Data

Service (DDS), compatible with any combination of 19 to 26 AWG cable. The LXT400

operates at any of 17 preset data rates from 2.4 kbps to 72.0 kbps, providing appropriate transmit

pulse shaping, receive signal detection and timing recovery at the metallic interface between the

carrier and the customer installation. The LXT400 offers a variety of diagnostic features

including loopback, line status and equalizer monitor outputs, while conforming to AT&T, ANSI

and Bellcore specifications.

The LXT400 transmit section includes switched capacitor filters, continuous reconstruction

filters, and a 50% AMI encoder. The AMI pulse is synchronized with the transmit clock.

The LXT400 receive section performs line equalization, data extraction and timing recovery.

The LXT400 has a BER of less than 10

-7

with up to 49 dB of cable attenuation at the Nyquist

frequency for 56, 64 and 72 kbps, and 40 dB at the lower rates. The LXT400 is an advanced

CMOS device which requires only a single +5 V power supply.

Product Features

Enhancements:

— Three new data rates: 38.4, 51.2, and

64.0 kbps

— Improved accuracy in line attenuation

reporting

— Simplified transmit digital timing

Integrated transmitter, receiver and timing

recovery on a single CMOS chip

Transparent to framing and coding

Receive equalizer filters allow data

recovery from signals with up to 40 dB of

attenuation at the Nyquist frequency at line

rates below 56 kbps, and up to 49 dB at the

56, 64 and 72 kbps line rates

Single 4.096 MHz crystal or master clock

input

Digital back-end loopback (CSU

Loopback)

Equalizer output monitor pin

Line status (loop length, RLOS, etc.)

information available for maintenance

purposes

Low power consumption (200 mW typical)

Available in 28-pin plastic DIP and PLCC

Single 5 V only CMOS technology

As of January 15, 2001, this document replaces the Level One document

LXT400 — All Rate Extended Range Switched 56/DDS Transceiver.

Order Number: 249027-001

January 2001

All Rate Extended Range Switched 56/DDS Transceiver — LXT400

Contents

1.0

2.0

Pin Assignments And Signal Descriptions ......................................................................... 8

Functional Description......................................................................................................10

2.1

2.2

2.3

2.4

Introduction..........................................................................................................10

Initialization..........................................................................................................10

2.2.1 Reset ......................................................................................................10

Transmission .......................................................................................................12

Reception ............................................................................................................13

2.4.1 Changes in Received Signal Strength....................................................13

2.4.2 Receive Loss of Signal...........................................................................14

2.4.3 Timing Recovery ....................................................................................16

2.4.4 Data Extraction.......................................................................................16

Loopback Operation ............................................................................................16

Serial Port Operation...........................................................................................16

Introduction..........................................................................................................19

Crosstalk .............................................................................................................19

PCB Layout .........................................................................................................20

2.5

2.6

3.0

3.1

3.2

3.3

4.0

5.0

Application Information.....................................................................................................19

Test Specifications ...........................................................................................................23

Mechanical Specifications ................................................................................................27

Figures

LXT400 Block Diagram ......................................................................................... 7

LXT400 Pin Assignments ...................................................................................... 8

C-Message Weighting .........................................................................................12

Step Changes in Received Signal Strength = 20 log10(A2/A1) dB.....................14

Conditions Based on Changes in Received Signal Strength ..............................15

RLOS Timing for a True Loss of Signal...............................................................15

RLOS Timing for a Drop in Signal Strength > 6 dB .............................................15

Typical Serial Port Output for Receive Activation @ 72 kbps .............................17

Typical Application Circuit for 72 kbps Operation................................................20

Suggested LXT400 PCB Layout .........................................................................21

Receive Digital Timing.........................................................................................25

Transmit Digital Timing........................................................................................25

LS Serial Port Timing - 8-Bit Word ......................................................................26

LS Serial Port Timing - 16-Bit Word ....................................................................26

MCLK and RESET Timing...................................................................................26

LXT400NE Package Specification ......................................................................27

LXT400PE Package Specification.......................................................................28

Datasheet

LXT400NE Related Products

	LXT400NE	LXT400PE
Description	Telecom Circuit, 1-Func, CMOS, PDIP28, PLASTIC, DIP-28	Telecom Circuit, 1-Func, CMOS, PQCC28, PLASTIC, LCC-28
package instruction	DIP,	QCCJ,
Reach Compliance Code	compliant	compliant
JESD-30 code	R-PDIP-T28	S-PQCC-J28
length	37.4015 mm	11.5062 mm
Number of functions	1	1
Number of terminals	28	28
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	QCCJ
Package shape	RECTANGULAR	SQUARE
Package form	IN-LINE	CHIP CARRIER
Certification status	Not Qualified	Not Qualified
Maximum seat height	6.35 mm	4.57 mm
Nominal supply voltage	5 V	5 V
surface mount	NO	YES
technology	CMOS	CMOS
Telecom integrated circuit types	TELECOM CIRCUIT	TELECOM CIRCUIT
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal form	THROUGH-HOLE	J BEND
Terminal pitch	2.54 mm	1.27 mm
Terminal location	DUAL	QUAD
width	15.24 mm	11.5062 mm
Base Number Matches	1	1

Recommended Resources

STK441-105 STK441 power amplifier circuit diagram

AN7168 power amplifier circuit diagram

Charge pump voltage converter parallel connection circuit diagram

MAX759 forms the -24V power supply circuit diagram of LCD

Circuit combining RS232 and RS485

555 elevator fault alarm circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components