BUS-63126-480W datasheet, PDF - EEWORLD Datasheet

BUS-63126-480W: DescriptionLine Driver, 2 Driver, Hybrid, MDFP36; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size124KB，16 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-63126-480W Overview

Line Driver, 2 Driver, Hybrid, MDFP36

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
package instruction	DFP, FL36,.8,100
Reach Compliance Code	compliant
ECCN code	EAR99
Differential output	YES
Number of drives	2
Interface integrated circuit type	LINE DRIVER
JESD-30 code	R-MDFP-F36
JESD-609 code	e0
Number of terminals	36
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	METAL
encapsulated code	DFP
Encapsulate equivalent code	FL36,.8,100
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5,-15 V
Certification status	Not Qualified
Maximum receive delay
Filter level	38535Q/M;38534H;883B
surface mount	YES
technology	HYBRID
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Where can I buy the ESP32-S3 module that supports AI, WIFI and BLE5?: https://www.espressif.com/zh-hans/products/socs/esp32-s3 According to the introduction, this chip is currently the most powerful in the esp32 series, but I don't know where I can buy a module or devel...; dql2016 MicroPython Open Source section

Application of switch Hall sensor DRV5032 in TWS headset design: TWS (True Wireless Stereo, true wireless Bluetooth headset) needs to detect the opening and closing of the charging compartment cover, and whether the headset is in place. In this detection function, ...; Jacktang Analogue and Mixed Signal

Withstand voltage test: I think it’s okay!...; TEA一一TEA Integrated technical exchanges

FPGA_100 Days Journey_IIC Design: FPGA_100 Days Journey_IIC Design.pdf...; zxopenljx EE_FPGA Learning Park

Share the growth path of a real DSP master: He has been engaged in DSP development for several years. Seeing that many friends are very interested in DSP development, he writes about his experience in DSP development in recent years. This is ju...; fish001 DSP and ARM Processors

Operational amplifier parameter analysis and LTspice application simulation" Reading Notes 2 Kirchhoff's superposition law Dai...: [i=s]This post was last edited by damiaa on 2021-5-14 16:47[/i]basic concept Kirchhoff's Laws (1) 1. Branch: (1) Each component is a branch. (2) Components connected in series are considered a branch....; damiaa Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components