225281335377 datasheet, PDF - EEWORLD Datasheet

225281335377: DescriptionCAPACITOR, CERAMIC, MULTILAYER, Y5U, 0.0039uF, THROUGH HOLE MOUNT, RADIAL LEADED; CategoryPassive components capacitor; File Size97KB，4 Pages; ManufacturerVishay; Websitehttp://www.vishay.com

Download Datasheet Parametric View All

225281335377 Overview

CAPACITOR, CERAMIC, MULTILAYER, Y5U, 0.0039uF, THROUGH HOLE MOUNT, RADIAL LEADED

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	RATED AC VOLTAGE: 250V
capacitance	0.0039 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
Manufacturer's serial number	DN
Installation features	THROUGH HOLE MOUNT
multi-layer	Yes
negative tolerance	20%
Maximum operating temperature	125 °C
Minimum operating temperature	-30 °C
Package shape	DISK PACKAGE
method of packing	TR, 14 INCH
positive tolerance	20%
surface mount	NO
Temperature characteristic code	Y5U
Temperature Coefficient	-56/+22% ppm/°C
Terminal shape	WIRE
Base Number Matches	1

【Xianji HPM6750 Review】Interim (Final) Summary: Time flies. It has been two months since I received the board. A few days ago, the administrator said that the progress will be finished on June 30. I was surprised that it was so fast. It felt like t...; littleshrimp Domestic Chip Exchange

The Principle and Application of Analog Active Filter MAX275: MAX275 is a universal active filter produced by MAXIM Corporation of the United States. It contains two independent second-order active filter circuits, which can perform low-pass and band-pass filter...; fighting RF/Wirelessly

Shortlist | 2020-2021 ON Semiconductor and Avnet IoT Creative Design Competition: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Creative Design CompetitionThank you very much for your support of this competition!The finalists were selected by ON Semiconductor, Avne...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Weekly highlights: 2018.11.12-2018.11.18: [size=4]Another week has passed, time flies by so fast. Let's take a look at the highlights of the past week! [/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4]...; okhxyyo Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components