USE ULTRA37000
TM
FOR
ALL NEW DESIGNS
CY7C373i
UltraLogic™ 64-Macrocell Flash CPLD
Features
• 64 macrocells in four logic blocks
• 64 I/O pins
• 5 dedicated inputs including 4 clock pins
• In-System Reprogrammable™ (ISR™) Flash
technology
— JTAG interface
• Bus Hold capabilities on all I/Os and dedicated inputs
• No hidden delays
• High speed
— f
MAX
= 125 MHz
— t
PD
= 10 ns
— t
S
= 5.5 ns
— t
CO
= 6.5 ns
• Fully PCI compliant
• 3.3V or 5.0V I/O operation
• Available in 84-pin PLCC and 100-pin TQFP packages
• Pin compatible with the CY7C374i
Functional Description
The CY7C373i is an In-System Reprogrammable Complex
Programmable Logic Device (CPLD) and is part of the
F
LASH
370i™ family of high-density, high-speed CPLDs. Like
all members of the F
LASH
370i family, the CY7C373i is
designed to bring the ease of use and high performance of the
22V10, as well as PCI Local Bus Specification support, to
high-density CPLDs.
Like all of the UltraLogic™ F
LASH
370i devices, the CY7C373i
is electrically erasable and In-System Reprogrammable (ISR),
which simplifies both design and manufacturing flows, thereby
reducing costs. The Cypress ISR function is implemented
through a JTAG serial interface. Data is shifted in and out
through the SDI and SDO pins.The ISR interface is enabled
using the programming voltage pin (ISR
EN
). Additionally,
because of the superior routability of the F
LASH
370i devices,
ISR often allows users to change existing logic designs while
simultaneously fixing pinout assignments.
CLOCK
INPUTS
Logic Block Diagram
INPUT
1
INPUT
MACROCELL
2
16 I/Os
I/O
0
-I/O
15
LOGIC
BLOCK
A
4
INPUT/CLOCK
MACROCELLS
2
16 I/Os
I/O
48
−I/O
63
36
16
PIM
36
16
LOGIC
BLOCK
D
16 I/Os
I/O
16
-I/O
31
LOGIC
BLOCK
B
36
16
36
16
LOGIC
BLOCK
C
16 I/Os
I/O
32
−I/O
47
32
32
Selection Guide
7C373i–125 7C373i–100
Maximum Propagation Delay
[1]
, t
PD
(ns)
Minimum Set-up, t
S
(ns)
Maximum Clock to Output
[1]
, t
CO
(ns)
Typical Supply Current, I
CC
(mA)
10
5.5
6.5
75
12
6.0
6.5
75
7C373i–83
15
8
8
75
7C373iL-83
15
8
8
45
7C373i–66
20
10
10
75
7C373iL–66
20
10
10
45
Note:
1. The 3.3V I/O mode timing adder, t
3.3IO
, must be added to this specification when V
CCIO
= 3.3V.
Cypress Semiconductor Corporation
Document #: 38-03030 Rev. *A
•
3901 North First Street
•
San Jose
,
CA 95134
•
408-943-2600
Revised April 8, 2004
USE ULTRA37000
TM
FOR
ALL NEW DESIGNS
Functional Description
The 64 macrocells in the CY7C373i are divided between four
logic blocks. Each logic block includes 16 macrocells, a 72 x
86 product term array, and an intelligent product term allocator.
The logic blocks in the F
LASH
370i architecture are connected
with an extremely fast and predictable routing resource—the
Programmable Interconnect Matrix (PIM). The PIM brings
flexibility, routability, speed, and a uniform delay to the inter-
connect.
Like all members of the F
LASH
370i family, the CY7C373i is rich
in I/O resources. Every macrocell in the device features an
associated I/O pin, resulting in 64 I/O pins on the CY7C373i.
In addition, there is one dedicated input and four input/clock
pins.
Finally, the CY7C373i features a very simple timing model.
Unlike other high-density CPLD architectures, there are no
hidden speed delays such as fanout effects, interconnect
delays, or expander delays. Regardless of the number of
resources used or the type of application, the timing param-
eters on the CY7C373i remain the same.
Logic Block
The number of logic blocks distinguishes the members of the
F
LASH
370i family. The CY7C373i includes four logic blocks.
Each logic block is constructed of a product term array, a
product term allocator, and 16 macrocells.
Product Term Array
The product term array in the F
LASH
370i logic block includes
36 inputs from the PIM and outputs 86 product terms to the
product term allocator. The 36 inputs from the PIM are
available in both positive and negative polarity, making the
overall array size 72 x 86. This large array in each logic block
allows for very complex functions to be implemented in single
passes through the device.
Product Term Allocator
The product term allocator is a dynamic, configurable resource
that shifts product term resources to macrocells that require
them. Any number of product terms between 0 and 16
inclusive can be assigned to any of the logic block macrocells
(this is called product term steering). Furthermore, product
terms can be shared among multiple macrocells. This means
that product terms that are common to more than one output
can be implemented in a single product term. Product term
steering and product term sharing help to increase the
effective density of the F
LASH
370i CPLDs. Note that the
product term allocator is handled by software and is invisible
to the user.
I/O Macrocell
Each of the macrocells on the CY7C373i has a separate I/O
pin associated with it. In other words, each I/O pin is shared
by two macrocells. The input to the macrocell is the sum of
between 0 and 16 product terms from the product term
allocator. The macrocell includes a register that can be
optionally bypassed, polarity control over the input sum-term,
and two global clocks to trigger the register. The macrocell
also features a separate feedback path to the PIM so that the
register can be buried if the I/O pin is used as an input.
Programmable Interconnect Matrix
CY7C373i
The Programmable Interconnect Matrix (PIM) connects the
four logic blocks on the CY7C373i to the inputs and to each
other. All inputs (including feedbacks) travel through the PIM.
There is no speed penalty incurred by signals traversing the
PIM.
Programming
For an overview of ISR programming, refer to the F
LASH
370i
Family data sheet and for ISR cable and software specifica-
tions, refer to ISR data sheets. For a detailed description of
ISR capabilities, refer to the Cypress application note, “An
Introduction to In System Reprogramming with F
LASH
370i.”
PCI Compliance
The F
LASH
370i family of CMOS CPLDs are fully compliant with
the PCI Local Bus Specification published by the PCI Special
Interest Group. The simple and predictable timing model of
F
LASH
370i ensures compliance with the PCI AC specifications
independent of the design. On the other hand, in CPLD and
FPGA architectures without simple and predictable timing, PCI
compliance is dependent upon routing and product term
distribution.
3.3V or 5.0V I/O operation
The F
LASH
370i family can be configured to operate in both
3.3V and 5.0V systems. All devices have two sets of V
CC
pins:
one set, V
CCINT
, for internal operation and input buffers, and
another set, V
CCIO
, for I/O output drivers. V
CCINT
pins must
always be connected to a 5.0V power supply. However, the
V
CCIO
pins may be connected to either a 3.3V or 5.0V power
supply, depending on the output requirements. When V
CCIO
pins are connected to a 5.0V source, the I/O voltage levels are
compatible with 5.0V systems. When V
CCIO
pins are
connected to a 3.3V source, the input voltage levels are
compatible with both 5.0V and 3.3V systems, while the output
voltage levels are compatible with 3.3V systems. There will be
an additional timing delay on all output buffers when operating
in 3.3V I/O mode. The added flexibility of 3.3V I/O capability is
available in commercial and industrial temperature ranges.
Bus Hold Capabilities on all I/Os and Dedicated Inputs
In addition to ISR capability, a new feature called bus-hold has
been added to all F
LASH
370i I/Os and dedicated input pins.
Bus-hold, which is an improved version of the popular internal
pull-up resistor, is a weak latch connected to the pin that does
not degrade the device’s performance. As a latch, bus-hold
recalls the last state of a pin when it is three-stated, thus
reducing system noise in bus-interface applications. Bus-hold
additionally allows unused device pins to remain unconnected
on the board, which is particularly useful during prototyping as
designers can route new signals to the device without cutting
trace connections to V
CC
or GND.
Design Tools
Development software for the CY7C371i is available from
Cypress’s
Warp™, Warp
Professional™, and
Warp
Enter-
prise™ software packages. Please refer to the data sheets on
these products for more details. Cypress also actively
supports almost all third-party design tools. Please refer to
third-party tool support for further information.
Document #: 38-03030 Rev. *A
Page 3 of 12
USE ULTRA37000
TM
FOR
ALL NEW DESIGNS
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature ...................................–65°C to +150°C
Ambient Temperature with
Power Applied...............................................–55°C to +125°C
Supply Voltage to Ground Potential ............... –0.5V to +7.0V
DC Voltage Applied to Outputs
in High Z State ............................................... –0.5V to +7.0V
DC Input Voltage............................................ –0.5V to +7.0V
DC Program Voltage .....................................................12.5V
Output Current into Outputs.........................................16 mA
Industrial
−40°C
to +85°C
CY7C373i
Static Discharge Voltage............................................ >2001V
(per MIL–STD–883, Method 3015)
Latch-Up Current..................................................... >200 mA
Operating Range
Range
Commercial
Ambient
Temperature
0°C to +70°C
V
CC
V
CCINT
5V
±
0.25V
V
CCIO
5V
±
0.25V
OR
3.3V
±
0.3V
5V
±
0.5V
OR
3.3V
±
0.3V
5V
±
0.5V
Electrical Characteristics
Over the Operating Range
[2]
Parameter
V
OH
V
OHZ
V
OL
V
IH
V
IL
I
IX
I
OZ
I
OS
I
CC
I
BHL
I
BHH
I
BHLO
I
BHHO
Description
Output HIGH Voltage
Output HIGH Voltage
with Output Disabled
[7]
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input Load Current
V
CC
= Min.
V
CC
= Max.
V
CC
= Min.
Test Conditions
I
OH
= –3.2 mA (Com’l/Ind)
[3]
I
OH
= 0
µA
(Com’l/Ind)
[3, 4]
I
OH
= –50
µA
(Com’l/Ind)
[3, 4]
I
OL
= 16 mA (Com’l/Ind)
[3]
2.0
–0.5
–10
–50
0
–30
Com’l/Ind.
Com’l “L”, –66
+75
–75
+500
–500
75
45
–70
Guaranteed Input Logical HIGH Voltage for all Inputs
[5]
Guaranteed Input Logical LOW Voltage for all Inputs
[5]
V
I
= Internal GND, V
I
= V
CC
V
CC
= Max., V
O
= 3.3V, Output Disabled
[4]
Output Short
Circuit Current
[6, 7]
V
CC
= Max., V
OUT
= 0.5V
Min.
2.4
4.0
3.6
0.5
7.0
0.8
+10
+50
–125
–160
125
75
Typ.
Max.
Unit
V
V
V
V
V
V
µA
µA
µA
mA
mA
mA
µA
µA
µA
µA
Output Leakage Current V
CC
= Max., V
O
= GND or V
O
= V
CC
, Output Disabled
Power Supply Current
[8]
V
CC
= Max., I
OUT
= 0 mA,
f = 1 MHz, V
IN
= GND, V
CC
Input Bus Hold LOW
Sustaining Current
Input Bus Hold HIGH
Sustaining Current
Input Bus Hold LOW
Overdrive Current
Input Bus Hold HIGH
Overdrive Current
V
CC
= Min., V
IL
= 0.8V
V
CC
= Min., V
IH
= 2.0V
V
CC
= Max.
V
CC
= Max.
Notes:
2. If V
CCIO
is not specified, the device can be operating in either 3.3V or 5V I/O mode; V
CC
=V
CCINT
.
3. I
OH
= –2 mA, I
OL
= 2 mA for SDO.
4. When the I/O is three-stated, the bus-hold circuit can weakly pull the I/O to a maximum of 4.0V if no leakage current is allowed. This voltage is lowered significantly
by a small leakage current. Note that all I/Os are three-stated during ISR programming. Refer to the application note “Understanding Bus Hold” for additional
information.
5. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
6. Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V
OUT
= 0.5V has been chosen to avoid test problems
caused by tester ground degradation.
Document #: 38-03030 Rev. *A
Page 4 of 12
PCB Design
京公网安备 11010802033920号
EEWORLD
