EEWORLDEEWORLDEEWORLD

Part Number

Search

LPM9029CSOF

Description
Drain-source voltage (Vdss): 20V Continuous drain current (Id) (at 25°C): 12A, 4.5A Gate-source threshold voltage: 950mV @ 250uA Drain-source on-resistance: 20mΩ @ 6A, 4.5V Maximum power consumption Dispersion (Ta=25°C): 1.5W Type: N-channel and P-channel N+P-channel MOS
CategoryDiscrete semiconductor    MOS (field effect tube)   
File Size326KB,5 Pages
ManufacturerLowPower Semiconductor ( LPS)
Websitehttp://www.lowpowersemi.com/html/EN/ABOUT/
Download Datasheet Parametric View All

LPM9029CSOF Overview

Drain-source voltage (Vdss): 20V Continuous drain current (Id) (at 25°C): 12A, 4.5A Gate-source threshold voltage: 950mV @ 250uA Drain-source on-resistance: 20mΩ @ 6A, 4.5V Maximum power consumption Dispersion (Ta=25°C): 1.5W Type: N-channel and P-channel N+P-channel MOS

LPM9029CSOF Parametric

Parameter NameAttribute value
Drain-source voltage (Vdss)20V
Continuous drain current (Id) at 25°C12A,4.5A
Gate-source threshold voltage950mV @ 250uA
Drain-source on-resistance20mΩ @ 6A,4.5V
Maximum power dissipation (Ta=25°C)1.5W
typeN channel and P channel
Preliminary Datasheet
LPM9029C
N and P-Channel Enhancement Power MOSFET
General Description
The LPM9029C integrates N-Channel and P-Channel
enhancement MOSFET Transistor. It uses advanced
trench technology and design to provide excellent
R
DS (ON)
with low gate charge. This device is suitable
for using in DC-DC conversion, power switch and
charging circuit.
Standard Product LPM9029C is
PMOS:
V
PDS
=-20V, I
PD
=-4.5A
R
PDS(ON)
< 100mΩ @ V
GS
=-2.5V
R
PDS(ON)
< 68mΩ @ V
GS
=-4.5V
F: Pb-Free
Package Type
SO: SOP-8
Super high density cell design
Extremely Low Threshold Voltage
Small package SOP-8
Pb-free and Halogen-free.
Features
Trench Technology
NMOS:
V
NDS
=20V, I
ND
=12A
R
NDS(ON)
< 26mΩ @ V
GS
=2.5V
R
NDS(ON)
< 20mΩ @ V
GS
=4.5V
Order Information
LPM9029C
□ □ □
Applications
Driver for Relay, Solenoid, Motor, LED etc.
DC-DC converter circuit
Power Switch
Load Switch
Charging
Shipping
4K/REEL
Marking Information
Device
LPM9029C
Marking
Package
SOP-8
Pin Description
Pin Number
1
2
3
4
5,6
7,8
Pin Description
Source Of NMOS
Gate Of NMOS
Source Of PMOS
Gate Of PMOS
Drain Of PMOS
Drain Of NMOS
Pin Configurations
S
NMOS
G
NMOS
S
PMOS
G
PMOS
1
LPM9029C
2
3
4
SOP-8
TOP VIEW
8
7
6
5
D
NMOS
D
NMOS
D
PMOS
D
PMOS
LPM9029C-01
May.-2014
Email:
marketing@lowpowersemi.com
www.lowpowersemi.com
Page 1 of 5

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号