128Mb, 3V Multiple I/O Serial Flash Memory
Features
Micron Serial NOR Flash Memory
3V, Multiple I/O, 4KB, 32KB, 64KB, Sector Erase
MT25QL128ABA
Features
• SPI-compatible serial bus interface
• Single and double transfer rate (STR/DTR)
• Clock frequency
– 133 MHz (MAX) for all protocols in STR
– 90 MHz (MAX) for all protocols in DTR
• Dual/quad I/O commands for increased through-
put up to 90 MB/s
• Supported protocols in both STR and DTR
– Extended I/O protocol
– Dual I/O protocol
– Quad I/O protocol
• Execute-in-place (XIP)
• PROGRAM/ERASE SUSPEND operations
• Volatile and nonvolatile configuration settings
• Software reset
• Additional reset pin for selected part numbers
• Dedicated 64-byte OTP area outside main memory
– Readable and user-lockable
– Permanent lock with PROGRAM OTP command
• Erase capability
– Bulk erase
– Sector erase 64KB uniform granularity
– Subsector erase 4KB, 32KB granularity
• Security and write protection
– Volatile and nonvolatile locking and software
write protection for each 64KB sector
– Nonvolatile configuration locking
– Password protection
– Hardware write protection: nonvolatile bits
(BP[3:0] and TB) define protected area size
– Program/erase protection during power-up
– CRC detects accidental changes to raw data
• Electronic signature
– JEDEC-standard 3-byte signature (BA18h)
– Extended device ID: two additional bytes identify
device factory options
• JESD47H-compliant
– Minimum 100,000 ERASE cycles per sector
– Data retention: 20 years (TYP)
Options
• Voltage
– 2.7–3.6V
• Density
– 128Mb
• Device stacking
– Monolithic
• Device generation
• Die revision
• Pin configuration
– RESET# and HOLD#
• Sector Size
– 64KB
• Packages – JEDEC-standard, RoHS-
compliant
– 16-pin SOP2, 300 mils body width
(SO16W)
– 8-pin SOP2, 208 mils body width
(SO8W)
– 24-ball T-PBGA, 05/6mm x 8mm
(TBGA24)
– 24-ball T-PBGA 05/6mm x 8mm (4 x
6 array)
– W-PDFN-8 8mm x 6mm (MLP8 8mm
x 6mm)
– W-PDFN-8 6mm x 5mm (MLP8 6mm
x 5mm)
• Standard security
• Special options
– Standard
– Automotive
• Operating temperature range
– From –40°C to +85°C
– From –40°C to +105°C
Marking
L
128
A
B
A
8
E
SF
SE
12
14
W9
W7
0
S
A
IT
AT
CCMTD-1725822587-10223
mt25q_qlhs_L_128_ABA_xxT.pdf - Rev. J 05/18 EN
1
Products and specifications discussed herein are subject to change by Micron without notice.
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.
128Mb, 3V Multiple I/O Serial Flash Memory
Features
Part Number Ordering
Micron Serial NOR Flash devices are available in different configurations and densities. Verify valid part numbers
by using Micron’s part catalog search at www.micron.com. To compare features and specifications by device type,
visit www.micron.com/products. Contact the factory for devices not found.
Figure 1: Part Number Ordering Information
MT 25Q L
Micron Technology
Part Family
25Q = SPI NOR
Voltage
L = 2.7–3.6V
U = 1.7–2.0V
Density
064 = 64Mb (8MB)
128 = 128Mb (16MB)
256 = 256Mb (32MB)
512 = 512Mb (64MB)
01G = 1Gb (128MB)
02G = 2Gb (256MB)
Stack
A = 1 die/1 S#
B = 2 die/1 S#
C = 4 die/1 S#
Device Generation
B = 2nd generation
Die Revision
A = Rev. A
B = Rev. B
Pin Configuration Option
1 = HOLD# pin
3 = RESET# pin
8 = RESET# and HOLD# pin
xxx
A
BA
1
E
SF - 0
S
IT
ES
Production Status
Blank = Production
ES = Engineering samples
QS = Qualification samples
Operating Temperature
IT = –40°C to +85°C
AT = –40°C to +105°C
UT = –40°C to +125°C
Special Options
S = Standard
A = Automotive grade AEC-Q100
Security Features
0 = Standard default security
Package Codes
12 = 24-ball T-PBGA, 05/6 x 8mm (5 x 5 array)
14 = 24-ball T-PBGA, 05/6 x 8mm (4 x 6 array)
SC = 8-pin SOP2, 150 mils
SE = 8-pin SOP2, 208 mils
SF = 16-pin SOP2, 300 mils
W7 = 8-pin W-PDFN, 6 x 5mm
W9 = 8-pin W-PDFN, 8 x 6mm
5x = WLCSP package
1
Sector size
E = 64KB sectors, 4KB and 32KB subsectors
Note:
1. WLCSP package codes, package size, and
availability are density-specific. Contact the
factory for availability.
CCMTD-1725822587-10223
mt25q_qlhs_L_128_ABA_xxT.pdf - Rev. J 05/18 EN
2
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.
128Mb, 3V Multiple I/O Serial Flash Memory
Features
Contents
Important Notes and Warnings ......................................................................................................................... 8
Device Description ........................................................................................................................................... 9
Device Logic Diagram ................................................................................................................................. 10
Advanced Security Protection ..................................................................................................................... 10
Signal Assignments – Package Code: 12 ........................................................................................................... 11
Signal Assignments – Package Code: 14 ........................................................................................................... 12
Signal Assignments – Package Code: SE, W7, W9 .............................................................................................. 12
Signal Assignments – Package Code: SF ........................................................................................................... 13
Signal Descriptions ......................................................................................................................................... 14
Package Dimensions – Package Code: 12 ......................................................................................................... 15
Package Dimensions – Package Code: 14 ......................................................................................................... 17
Package Dimensions – Package Code: SE ......................................................................................................... 18
Package Dimensions – Package Code: SF ......................................................................................................... 19
Package Dimensions – Package Code: W7 ........................................................................................................ 20
Package Dimensions – Package Code: W9 ........................................................................................................ 21
Memory Map – 128Mb Density ....................................................................................................................... 22
Status Register ................................................................................................................................................ 23
Block Protection Settings ............................................................................................................................ 24
Flag Status Register ......................................................................................................................................... 25
Internal Configuration Register ....................................................................................................................... 26
Nonvolatile Configuration Register .................................................................................................................. 27
Volatile Configuration Register ........................................................................................................................ 28
Supported Clock Frequencies ..................................................................................................................... 29
Enhanced Volatile Configuration Register ........................................................................................................ 31
Security Registers ........................................................................................................................................... 32
Sector Protection Security Register .................................................................................................................. 33
Nonvolatile and Volatile Sector Lock Bits Security ............................................................................................ 34
Volatile Lock Bit Security Register .................................................................................................................... 34
Device ID Data ............................................................................................................................................... 35
Serial Flash Discovery Parameter Data ............................................................................................................. 36
Command Definitions .................................................................................................................................... 37
Software RESET Operations ............................................................................................................................ 42
RESET ENABLE and RESET MEMORY Commands ....................................................................................... 42
READ ID Operations ....................................................................................................................................... 43
READ ID and MULTIPLE I/O READ ID Commands ...................................................................................... 43
READ SERIAL FLASH DISCOVERY PARAMETER Operation .............................................................................. 44
READ SERIAL FLASH DISCOVERY PARAMETER Command ......................................................................... 44
READ MEMORY Operations ............................................................................................................................ 45
READ MEMORY Operations Timings ............................................................................................................... 45
WRITE ENABLE/DISABLE Operations ............................................................................................................. 52
READ REGISTER Operations ........................................................................................................................... 53
WRITE REGISTER Operations ......................................................................................................................... 54
CLEAR FLAG STATUS REGISTER Operation ..................................................................................................... 56
PROGRAM Operations .................................................................................................................................... 57
PROGRAM Operations Timings ....................................................................................................................... 58
ERASE Operations .......................................................................................................................................... 61
SUSPEND/RESUME Operations ..................................................................................................................... 63
PROGRAM/ERASE SUSPEND Operations .................................................................................................... 63
PROGRAM/ERASE RESUME Operations ...................................................................................................... 63
ONE-TIME PROGRAMMABLE Operations ....................................................................................................... 65
CCMTD-1725822587-10223
mt25q_qlhs_L_128_ABA_xxT.pdf - Rev. J 05/18 EN
3
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.
128Mb, 3V Multiple I/O Serial Flash Memory
Features
READ OTP ARRAY Command ......................................................................................................................
PROGRAM OTP ARRAY Command ..............................................................................................................
DEEP POWER-DOWN Operations ...................................................................................................................
ENTER DEEP POWER-DOWN Command ....................................................................................................
RELEASE FROM DEEP POWER-DOWN Command .......................................................................................
DEEP POWER-DOWN Timings ....................................................................................................................
QUAD PROTOCOL Operations ........................................................................................................................
ENTER or RESET QUAD INPUT/OUTPUT MODE Command .......................................................................
CYCLIC REDUNDANCY CHECK Operations ....................................................................................................
State Table .....................................................................................................................................................
XIP Mode .......................................................................................................................................................
Activate and Terminate XIP Using Volatile Configuration Register .................................................................
Activate and Terminate XIP Using Nonvolatile Configuration Register ..........................................................
Confirmation Bit Settings Required to Activate or Terminate XIP ..................................................................
Terminating XIP After a Controller and Memory Reset .................................................................................
Power-Up and Power-Down ............................................................................................................................
Power-Up and Power-Down Requirements ..................................................................................................
Active, Standby, and Deep Power-Down Modes ................................................................................................
Power Loss and Interface Rescue .....................................................................................................................
Recovery ....................................................................................................................................................
Power Loss Recovery ...................................................................................................................................
Interface Rescue .........................................................................................................................................
Initial Delivery Status .....................................................................................................................................
Absolute Ratings and Operating Conditions .....................................................................................................
DC Characteristics and Operating Conditions ..................................................................................................
AC Characteristics and Operating Conditions ..................................................................................................
AC Reset Specifications ...................................................................................................................................
Program/Erase Specifications .........................................................................................................................
Revision History .............................................................................................................................................
Rev. J – 05/18 ..............................................................................................................................................
Rev. I - 09/16 ..............................................................................................................................................
Rev. H - 07/16 .............................................................................................................................................
Rev. G – 06/16 .............................................................................................................................................
Rev. F – 12/15 .............................................................................................................................................
Rev. E – 10/15 .............................................................................................................................................
Rev. D – 9/15 ..............................................................................................................................................
Rev. C – 7/15 ...............................................................................................................................................
Rev. B – 7/14 ...............................................................................................................................................
Rev. A – 01/14 .............................................................................................................................................
65
65
66
66
67
68
70
70
71
73
74
74
74
75
75
76
76
78
78
78
79
79
79
80
82
84
86
90
91
91
91
91
91
91
91
91
91
92
92
CCMTD-1725822587-10223
mt25q_qlhs_L_128_ABA_xxT.pdf - Rev. J 05/18 EN
4
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.
128Mb, 3V Multiple I/O Serial Flash Memory
Features
List of Figures
Figure 1: Part Number Ordering Information .................................................................................................... 2
Figure 2: Block Diagram .................................................................................................................................. 9
Figure 3: Logic Diagram ................................................................................................................................. 10
Figure 4: 24-Ball T-BGA, 5 x 5 (Balls Down) ..................................................................................................... 11
Figure 5: 24-Ball TBGA, 4 x 6 (Balls Down) ...................................................................................................... 12
Figure 6: 8-Pin, SOP2 or W-PDFN (Top View) ................................................................................................. 12
Figure 7: 16-Pin, Plastic Small Outline – SO16 (Top View) ................................................................................ 13
Figure 8: 24-Ball T-PBGA (5 x 5 ball grid array) – 6mm x 8mm .......................................................................... 15
Figure 9: 24-Ball T-PBGA (24b05) – 6mm x 8mm ............................................................................................. 17
Figure 10: 8-Pin SOP2 (SO8W) – 208 Mils Body Width ..................................................................................... 18
Figure 11: 16-Pin SOP2 – 300 Mils Body Width ................................................................................................ 19
Figure 12: W-PDFN-8 (MLP8) – 6mm x 5mm .................................................................................................. 20
Figure 13: W-PDFN-8 (MLP8) – 8mm x 6mm .................................................................................................. 21
Figure 14: Internal Configuration Register ...................................................................................................... 26
Figure 15: Sector and Password Protection ..................................................................................................... 32
Figure 16: RESET ENABLE and RESET MEMORY Command ........................................................................... 42
Figure 17: READ ID and MULTIPLE I/O READ ID Commands ......................................................................... 43
Figure 18: READ SERIAL FLASH DISCOVERY PARAMETER Command – 5Ah ................................................... 44
Figure 19: READ – 03h ................................................................................................................................... 45
Figure 20: FAST READ – 0Bh .......................................................................................................................... 46
Figure 21: DUAL OUTPUT FAST READ – 3Bh .................................................................................................. 46
Figure 22: DUAL INPUT/OUTPUT FAST READ – BBh ..................................................................................... 47
Figure 23: QUAD OUTPUT FAST READ – 6Bh ................................................................................................. 47
Figure 24: QUAD INPUT/OUTPUT FAST READ – EBh ..................................................................................... 48
Figure 25: QUAD INPUT/OUTPUT WORD READ – E7h ................................................................................... 48
Figure 26: DTR FAST READ – 0Dh .................................................................................................................. 49
Figure 27: DTR DUAL OUTPUT FAST READ – 3Dh .......................................................................................... 49
Figure 28: DTR DUAL INPUT/OUTPUT FAST READ – BDh ............................................................................. 50
Figure 29: DTR QUAD OUTPUT FAST READ – 6Dh ......................................................................................... 50
Figure 30: DTR QUAD INPUT/OUTPUT FAST READ – EDh ............................................................................. 51
Figure 31: WRITE ENABLE and WRITE DISABLE Timing ................................................................................. 52
Figure 32: READ REGISTER Timing ................................................................................................................ 53
Figure 33: WRITE REGISTER Timing .............................................................................................................. 55
Figure 34: CLEAR FLAG STATUS REGISTER Timing ........................................................................................ 56
Figure 35: PAGE PROGRAM Command .......................................................................................................... 58
Figure 36: DUAL INPUT FAST PROGRAM Command ...................................................................................... 59
Figure 37: EXTENDED DUAL INPUT FAST PROGRAM Command ................................................................... 59
Figure 38: QUAD INPUT FAST PROGRAM Command ..................................................................................... 60
Figure 39: EXTENDED QUAD INPUT FAST PROGRAM Command ................................................................... 60
Figure 40: SUBSECTOR and SECTOR ERASE Timing ....................................................................................... 62
Figure 41: BULK ERASE Timing ...................................................................................................................... 62
Figure 42: PROGRAM/ERASE SUSPEND and RESUME Timing ........................................................................ 64
Figure 43: READ OTP ARRAY Command Timing ............................................................................................. 65
Figure 44: PROGRAM OTP Command Timing ................................................................................................. 66
Figure 45: ENTER DEEP POWER-DOWN Timing ............................................................................................. 68
Figure 46: RELEASE FROM DEEP POWER-DOWN Timing ............................................................................... 69
Figure 47: XIP Mode Directly After Power-On .................................................................................................. 74
Figure 48: Power-Up Timing .......................................................................................................................... 77
Figure 49: AC Timing Input/Output Reference Levels ...................................................................................... 81
Figure 50: Reset AC Timing During PROGRAM and ERASE Cycle ..................................................................... 87
CCMTD-1725822587-10223
mt25q_qlhs_L_128_ABA_xxT.pdf - Rev. J 05/18 EN
5
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.
京公网安备 11010802033920号
EEWORLD
