SSW-140-03-G-T datasheet, PDF - EEWORLD Datasheet

SSW-140-03-G-T: DescriptionHeaders & Wire Housings .100" Tiger Buy Socket Strip; CategoryThe connector Header and line shell; File Size902KB，3 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

SSW-140-03-G-T Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SSW-140-03-G-T	-	-	View	Buy Now

Headers & Wire Housings .100" Tiger Buy Socket Strip

Parameter Name	Attribute value
Maker	SAMTEC
Product Category	Headers and wire housings
Shipping restrictions	Mouser does not currently sell this product.
product	Headers
type	Socket
Pitch	2.54 mm
Installation style	Straight Pin
Termination type	Through Hole
Installation angle	Straight
Contact type	Socket (Female)
Matching column length	-
series	SSW
Encapsulation	Bulk
Contact type	-
Current rating	4.7 A
Shell material	Liquid Crystal Polymer (LCP)
Contact material	Phosphor Bronze
Flammability rating	UL 94 V-0
Plastic shell interface type	-
Locking type	Unlatched
Minimum operating temperature	- 55 C
Factory packaging quantity	1

[Rawpixel RVB2601 development board trial experience] 4. General hardware timer test: 4. General Hardware Timer TestWhen using an operating system, if some tasks are performed in a software dead-wait manner, the system efficiency will inevitably be affected. Therefore, some slow period...; gs001588 XuanTie RISC-V Activity Zone

Ask a question about Verilog: I am a FPGA newbie, and now I have a Verilog question I would like to ask For example, there is an input data input [16:0] REG For ease of use, I now want to disassemble REG, such as a = REG[16:8]; b ...; littleshrimp FPGA/CPLD

Share MODBUS examples based on MSP430: This is the source code of the original author of tsg9456 in actual application, I hope it can help everyoneRun codeCopy code#include "synth.h"//-------------------------------------------------------...; 火辣西米秀 Microcontroller MCU

Using FPGA to collect images and store them in SD card: I am currently working on using a camera to continuously capture several images in FPGA, storing the images in SDRAM, and want to store them in a SD card in bmp format. I don't know NIOS design, so I ...; 微娴轩 EE_FPGA Learning Park

ATSAMD21, use ATMEL START to configure the internal DFLL48M CLOSE LOOP MODE to run at 48MHz: [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]zhengwenbang[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent a...; zhengwenbang Microchip MCU

EEWORLD University ---- VLSI CADI - Theory: VLSI CADI-Theory : https://training.eeworld.com.cn/course/6101A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.? How do we design these complex chips?? Answer: CAD s...; 木犯001号 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components