EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74F125DRE4

Description
Quadruple Bus Buffer Gate With 3-State Outputs 14-SOIC 0 to 70
Categorylogic    logic   
File Size640KB,13 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

SN74F125DRE4 Online Shopping

Suppliers Part Number Price MOQ In stock  
SN74F125DRE4 - - View Buy Now

SN74F125DRE4 Overview

Quadruple Bus Buffer Gate With 3-State Outputs 14-SOIC 0 to 70

SN74F125DRE4 Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSOIC
package instructionSOP, SOP14,.25
Contacts14
Reach Compliance Codecompli
ECCN codeEAR99
Factory Lead Time6 weeks
Control typeENABLE LOW
Counting directionUNIDIRECTIONAL
seriesF/FAST
JESD-30 codeR-PDSO-G14
JESD-609 codee4
length8.65 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.064 A
Humidity sensitivity level1
Number of digits1
Number of functions4
Number of ports2
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP14,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTR
Peak Reflow Temperature (Celsius)260
power supply5 V
Maximum supply current (ICC)40 mA
Prop。Delay @ Nom-Su8 ns
propagation delay (tpd)8 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
translateN/A
width3.91 mm
Base Number Matches1

SN74F125DRE4 Related Products

SN74F125DRE4 SN74F125N SN74F125DRG4 SN74F125NE4 SN74F125NSR SN74F125DR
Description Quadruple Bus Buffer Gate With 3-State Outputs 14-SOIC 0 to 70 Quadruple Bus Buffer Gate With 3-State Outputs 14-PDIP 0 to 70 Quadruple Bus Buffer Gate With 3-State Outputs 14-SOIC 0 to 70 Quadruple Bus Buffer Gate With 3-State Outputs 14-PDIP 0 to 70 Quadruple Bus Buffer Gate With 3-State Outputs 14-SO 0 to 70 Quadruple Bus Buffer Gate With 3-State Outputs 14-SOIC 0 to 70
Brand Name Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Is it Rohs certified? conform to conform to conform to conform to conform to conform to
Parts packaging code SOIC DIP SOIC DIP SOIC SOIC
package instruction SOP, SOP14,.25 DIP, DIP14,.3 SOP, SOP14,.25 DIP, DIP14,.3 SOP, SOP14,.3 SOP, SOP14,.25
Contacts 14 14 14 14 14 14
Reach Compliance Code compli compli compli compli compli compli
Control type ENABLE LOW ENABLE LOW ENABLE LOW ENABLE LOW ENABLE LOW ENABLE LOW
series F/FAST F/FAST F/FAST F/FAST F/FAST F/FAST
JESD-30 code R-PDSO-G14 R-PDIP-T14 R-PDSO-G14 R-PDIP-T14 R-PDSO-G14 R-PDSO-G14
JESD-609 code e4 e4 e4 e4 e4 e4
length 8.65 mm 19.3 mm 8.65 mm 19.305 mm 10.3 mm 8.65 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER
MaximumI(ol) 0.064 A 0.064 A 0.064 A 0.064 A 0.064 A 0.064 A
Number of digits 1 1 1 1 1 1
Number of functions 4 4 4 4 4 4
Number of ports 2 2 2 2 2 2
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP DIP SOP DIP SOP SOP
Encapsulate equivalent code SOP14,.25 DIP14,.3 SOP14,.25 DIP14,.3 SOP14,.3 SOP14,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE SMALL OUTLINE IN-LINE SMALL OUTLINE SMALL OUTLINE
method of packing TR TUBE TAPE AND REEL TUBE TR TR
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED 260 NOT SPECIFIED 260 260
power supply 5 V 5 V 5 V 5 V 5 V 5 V
Maximum supply current (ICC) 40 mA 40 mA 40 mA 40 mA 40 mA 40 mA
Prop。Delay @ Nom-Su 8 ns 8 ns 8 ns 8 ns 8 ns 8 ns
propagation delay (tpd) 8 ns 8 ns 8 ns 8 ns 8 ns 8 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 5.08 mm 1.75 mm 5.08 mm 2 mm 1.75 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES NO YES NO YES YES
technology TTL TTL TTL TTL TTL TTL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING THROUGH-HOLE GULL WING THROUGH-HOLE GULL WING GULL WING
Terminal pitch 1.27 mm 2.54 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 3.91 mm 6.35 mm 3.9 mm 7.62 mm 5.3 mm 3.91 mm
Is it lead-free? Lead free - - Lead free Lead free Lead free
Maker Texas Instruments Texas Instruments - Texas Instruments Texas Instruments Texas Instruments
ECCN code EAR99 EAR99 - EAR99 EAR99 EAR99
Factory Lead Time 6 weeks 1 week - - 6 weeks 1 week
Counting direction UNIDIRECTIONAL UNIDIRECTIONAL - - UNIDIRECTIONAL UNIDIRECTIONAL
Humidity sensitivity level 1 - 1 - 1 1
translate N/A N/A - - N/A N/A
Base Number Matches 1 1 1 - 1 1
Anlu SparkRoad FPGA development board interface definition
If the project uses the expansion pins on the development board, such as the I/O in the Arduino or Raspberry Pi interface, then you need to constrain the corresponding pins in the project. One is to e...
littleshrimp FPGA/CPLD
Analysis and Design of TL431 Feedback Loop
TL431 (Figure 1) is one of the most commonly used three-terminal adjustable current reference sources. It has good thermal stability and high cost performance. It is widely used in op amp circuits, co...
alan000345 Analogue and Mixed Signal
Automobile informatization: ITS becomes the fuse for the formation of a new industrial chain
ITS (Intelligent Transport System) is a system that significantly improves road traffic safety and transportation efficiency by IT-based (equipment information system) vehicles and roads. Some cars ha...
frozenviolet Automotive Electronics
Understanding the past, present and future of the Matter Protocol in one article
Those who are engaged in the Zigbee industry should know that this year the Zigbee Alliance has changed its name to the CSA Alliance and launched a new unified protocol, the Matter protocol, which is ...
btty038 RF/Wirelessly
Eliminate the self-excitation of the op amp
Eliminating the self-excitation of the op amp...
fish001 Analogue and Mixed Signal
Schematic diagram of various application circuits of LM324
The LM324 series operational amplifiers are inexpensive quad operational amplifiers with differential inputs. They can operate from a single power supply with a voltage range of 3.0V-32V or + 16V.Feat...
fish001 Analogue and Mixed Signal

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号