EEWORLDEEWORLDEEWORLD

Part Number

Search

SY100E137JC

Description
8-BIT RIPPLE COUNTER
File Size65KB,5 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Compare View All

SY100E137JC Overview

8-BIT RIPPLE COUNTER

Micrel, Inc.
8-BIT RIPPLE
COUNTER
SY10E137
SY100E137
SY10E137
SY100E137
FEATURES
s
1.8GHz min. count frequency
s
Extended 100E V
EE
range of –4.2V to –5.5V
s
s
s
s
Synchronous and asynchronous enable pins
Differential clock input and data output pins
V
BB
output for single-ended use
Asynchronous Master Reset
DESCRIPTION
The SY10/100E137 are very high speed binary ripple
counters. The two least significant bits were designed
with very fast edge rates, while the more significant bits
maintain standard ECLinPS output edge rates. This allows
the counters to operate at very high frequencies, while
maintaining a moderate power dissipation level.
The devices are ideally suited for multiple frequency
clock generation, as well as for counters in high-
performance ATE time measurement boards.
Both asynchronous and synchronous enables are
available to maximize the device's flexibility for various
applications. The asynchronous enable input, A_Start,
when asserted, enables the counter while overriding any
synchronous enable signals. The E137 features XOR'ed
enable inputs, EN
1
and EN
2
, which are synchronous to
the CLK input. When only one synchronous enable is
asserted, the counter becomes disabled on the next CLK
transition. All outputs remain in the previous state poised
for the other synchronous enable or A_Start to be
asserted in order to re-enable the counter. Asserting
both synchronous enables causes the counter to become
enabled on the next transition of the CLK. EN
1
(or EN
2
)
and CLK edges are coincident. Sufficient delay has been
inserted in the CLK path (to compensate for the XOR
gate delay and the internal D-flip-flop set-up time) to
ensure that the synchronous enable signal is clocked
correctly; hence, the counter is disabled.
The E137 can also be driven single-endedly utilizing
the V
BB
output supply as the voltage reference for the
CLK input signal. If a single-ended signal is to be used,
the V
BB
pin should be connected to the CLK input and
bypassed to ground via a 0.01µF capacitor. V
BB
can
only source/sink 0.5mA; therefore, it should be used as
a switching reference for the E137 only.
All input pins left open will be pulled LOW via an input
pull-down resistor. Therefore, do not leave the differential
CLK inputs open. Doing so causes the current source
transistor of the input clock gate to become saturated,
thus upsetting the internal bias regulators and
jeopardizing the stability of the device.
The asynchronous Master Reset resets the counter to
an all zero state upon assertion.
s
Internal 75K
input pull-down resistors
s
Available in 28-pin PLCC packge
PIN NAMES
Pin
CLK, CLK
Q
0
–Q
7
, Q
0
–Q
7
A_Start
EN
1
, EN
2
MR
V
BB
V
CCO
Function
Differential Clock Inputs
Differential Q Outputs
Asynchronous Enable Input
Synchronous Enable Inputs
Asynchronous Master Reset
Switching Reference Output
V
CC
to Output
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
Rev.: E
Amendment: /0
1
Issue Date: March 2006

SY100E137JC Related Products

SY100E137JC SY100E137 SY10E137 SY10E137JC SY10E137_06 SY10E137JZTR SY10E137JCTR SY100E137JZTR SY100E137JCTR
Description 8-BIT RIPPLE COUNTER 8-BIT RIPPLE COUNTER 8-BIT RIPPLE COUNTER 8-BIT RIPPLE COUNTER 8-BIT RIPPLE COUNTER 8-BIT RIPPLE COUNTER 8-BIT RIPPLE COUNTER 8-BIT RIPPLE COUNTER 8-BIT RIPPLE COUNTER
Is it Rohs certified? - - - incompatible - conform to incompatible conform to incompatible
Maker - - - Microchip - Microchip Microchip Microchip Microchip
package instruction - - - QCCJ, LDCC28,.5SQ - QCCJ, LDCC28,.5SQ QCCJ, LDCC28,.5SQ QCCJ, LDCC28,.5SQ QCCJ, LDCC28,.5SQ
Reach Compliance Code - - - _compli - compli _compli compli _compli
Counting direction - - - UP - UP UP UP UP
series - - - 10E - 10E 10E 100E 100E
JESD-30 code - - - S-PQCC-J28 - S-PQCC-J28 S-PQCC-J28 S-PQCC-J28 S-PQCC-J28
JESD-609 code - - - e0 - e3 e0 e3 e0
Load/preset input - - - NO - NO NO NO NO
Logic integrated circuit type - - - BINARY COUNTER - BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER
Maximum Frequency@Nom-Su - - - 1800000000 Hz - 1800000000 Hz 1800000000 Hz 1800000000 Hz 1800000000 Hz
Operating mode - - - ASYNCHRONOUS - ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Number of digits - - - 8 - 8 8 8 8
Number of functions - - - 1 - 1 1 1 1
Number of terminals - - - 28 - 28 28 28 28
Maximum operating temperature - - - 85 °C - 85 °C 85 °C 85 °C 85 °C
Package body material - - - PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - - - QCCJ - QCCJ QCCJ QCCJ QCCJ
Encapsulate equivalent code - - - LDCC28,.5SQ - LDCC28,.5SQ LDCC28,.5SQ LDCC28,.5SQ LDCC28,.5SQ
Package shape - - - SQUARE - SQUARE SQUARE SQUARE SQUARE
Package form - - - CHIP CARRIER - CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER
power supply - - - -5.2 V - -5.2 V -5.2 V -4.5 V -4.5 V
Maximum supply current (ICC) - - - 145 mA - 145 mA 145 mA 167 mA 167 mA
propagation delay (tpd) - - - 4.8 ns - 4.8 ns 4.8 ns 4.8 ns 4.95 ns
Certification status - - - Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified
surface mount - - - YES - YES YES YES YES
technology - - - ECL - ECL ECL ECL ECL
Temperature level - - - OTHER - OTHER OTHER OTHER INDUSTRIAL
Terminal surface - - - Tin/Lead (Sn85Pb15) - Matte Tin (Sn) Tin/Lead (Sn85Pb15) Matte Tin (Sn) Tin/Lead (Sn/Pb)
Terminal form - - - J BEND - J BEND J BEND J BEND J BEND
Terminal pitch - - - 1.27 mm - 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location - - - QUAD - QUAD QUAD QUAD QUAD
Trigger type - - - POSITIVE EDGE - POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
minfmax - - - 1800 MHz - 1800 MHz 1800 MHz 1800 MHz 2200 MHz
Ultra-low standby power consumption DC-DC controller chip
Recommend a 2A synchronous DC-DC step-down converter that provides class-leading EMI performance across a wide range of input and output voltages. These devices are ideal for a wide range of product a...
fish001 Analogue and Mixed Signal
Motor inductance problem
According to the Ampere loop theorem of the entire circuit, the current direction of all the wires in the single-phase winding coil of the motor is the same, and the magnetic field strength H generate...
bigbat Motor Drive Control(Motor Control)
I need a simulation diagram of a car reversing radar system (paid)
Proteus simulates the results of an overall circuit diagram. You can also consider amplifying the circuit output pulses and directly feeding them back to the microcontroller to see what the digital tu...
asd小李 51mcu
Microcontroller touch dimming desk lamp program
[list=1] [*]/************************************************************************************************ [*]Program name: Touch dimming desk lamp (UART serial port debugging version) [*]Written b...
gyosuke 51mcu
An interview question
During the interview today, the interviewer asked me a questionA frame of data came in the serial port interrupt, but before it could be processed, another frame of data came. What should I do? I didn...
chenbingjy stm32/stm8
SVPWM Program
Does anyone have a program for a diode-clamped three-phase three-level converter SVPWM based on TI's TMS320F28335 chip?...
lzx_18570633112 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号