SY10EL16VEZITR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Drivers and interfaces> SY10EL16VEZITR

SY10EL16VEZITR: DescriptionENHANCED DIFFERENTIAL RECEIVER; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size157KB，9 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

SY10EL16VEZITR Overview

ENHANCED DIFFERENTIAL RECEIVER

SY10EL16VEZITR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microchip
Parts packaging code	SOIC
package instruction	0.150 INCH, SOIC-8
Contacts	8
Reach Compliance Code	_compli
ECCN code	EAR99
Differential output	NO
Input properties	DIFFERENTIAL
Interface integrated circuit type	LINE RECEIVER
Interface standards	GENERAL PURPOSE
JESD-30 code	R-PDSO-G8
JESD-609 code	e0
length	4.93 mm
Humidity sensitivity level	1
Nominal negative supply voltage	-3.3 V
Number of functions	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	240
power supply	-3.0/-5.5 V
Certification status	Not Qualified
Maximum receive delay	0.65 ns
Number of receiver bits	1
Maximum seat height	1.73 mm
Maximum slew rate	40 mA
surface mount	YES
technology	ECL
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	3.94 mm

Preview

Download Datasheet

View All

ENHANCED

DIFFERENTIAL

RECEIVER

FEATURES

3.3V and 5V power supply options

250ps propagation delay

Very high voltage gain vs. standard EL16 or EL16V

Ideal for Pulse Amplifier and Limiting Amplifier

applications

SY10EL16VA-VF

SY100EL16VA-VF

DESCRIPTION

The SY10/100EL16VA-VF are differential receivers.

The devices are equivalent to SY10/100EL16 or SY10/

100EL16V with enhanced capabilities. The Q

, /Q

outputs have a DC gain several times larger than the DC

gain of the Q output.

The SY10/100EL16VA have an identical pinout to the

SY10/100EL16 or SY10/100EL16V. It provides a V

output for either single-ended application or as a DC

bias for AC coupling to the device.

The SY10/100EL16VB are very similar to the SY10/

100EL16VA. The /Q output is provided for feedback

purposes.

The SY10/100EL16VC provides an /EN input which is

synchronized with the data input (D) signal in a way that

provides glitchless gating of the Q

and /Q

outputs. When

the /EN signal is LOW, the input is passed to the outputs and

the data output equals the data input. When the data input is

HIGH and the /EN goes HIGH, it will force the Q

LOW and

the /Q

HIGH on the next negative transition of the data

input. If the data input is LOW when the /EN goes HIGH, the

next data transition to a HIGH is ignored and Q

remains

LOW and /Q

remains HIGH. The next positive transition of

the data input is not passed on to the data outputs under these

conditions. The Q

and /Q

outputs remain in their dis-

abled state as long as the /EN input is held HIGH. The /EN

input has no influence on the /Q output and the data input is

passed on (inverted) to this output whether /EN is HIGH or

LOW. This configuration is ideal for crystal oscillator applica-

tions, where the oscillator can be free running and gated on

and off synchronously without adding extra counts to the

output.

The SY10/100EL16VD provides the flexibility of all the

combinations in DIE form, in 16-pin 150mil SOIC package or

in 10-pin MSOP package. The 16-pin SOIC and 10-pin MSOP

packages are ideal for prototyping DIE applications.

The SY10/100EL16VE are similar to the SY10/100EL16VB

where the Q, /Q output is made available differently. In this

package option, V

is no longer provided.

The SY10/100EL16VF are similar to the SY10/100EL16VC,

offering the D, /D inputs rather than the V

output.

Data synchronous Enable/Disable (/EN) on Q

and

provides for complete glitchless gating of the

outputs

Ideal for gating timing signals

Complete solution for high quality, high frequency

crystal oscillator applications

Internal 75K Ohm input pull-down resistors

Available in both 8 and 16-pin SOIC package; 8 and

10-pin (3mm) MSOP and in DIE form

PIN NAMES

/EN

Data Inputs

Data Outputs

Data Outputs w/High Gain

Reference Voltage Output

Enable Input

Function

TRUTH TABLE

/EN

Data

Logic Low

QHG Output

Rev.: L

Amendment: /1

Issue Date: July 2000

Recommended Resources

range hood circuit

inverter circuit

555 double coil metal detector circuit

Single-junction transistor detection circuit with three uses

Schematic block diagram of TX-KA57962 IGBT driver

Computer motherboard circuit diagram 830_45

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components