datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > W3EG2256M72ASSR262JD3XG
PDF
Preview

W3EG2256M72ASSR262JD3XG

Description
4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL
File Size219KB，14 Pages
ManufacturerWhite Electronic Designs Corporation
Websitehttp://www.wedc.com/
Download Datasheet Compare View All

W3EG2256M72ASSR262JD3XG Overview

4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL

W3EG2256M72ASSR262JD3XG Preview

White Electronic Designs
W3EG2256M72ASSR-JD3
-AJD3
PRELIMINARY*
4GB – 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL
FEATURES
Double-data-rate architecture
DDR200, and DDR266:
• JEDEC design specifications
Bi-directional data strobes (DQS)
Differential clock inputs (CK & CK#)
Programmable Read Latency 2,2.5 (clock)
Programmable Burst Length (2,4,8)
Programmable Burst type (sequential & interleave)
Edge aligned data output, center aligned data input.
Auto and self refresh
Serial presence detect
Dual Rank
Power supply: V
CC
= 2.5V ± 0.2V
JEDEC standard 184 pin DIMM package
• Package height options:
JD3: 30.48mm (1.2"),
AJD3: 28.70mm (1.13")
NOTE: Consult factory for availability of:
• RoHS compliant products
• Vendor source control options
• Industrial temperature option
* This product is under development, is not qualified or characterized and is subject to
change without notice.
DESCRIPTION
The W3EG2256M72ASSR is a 2x256Mx72 Double
Data Rate SDRAM memory module based on 1Gb DDR
SDRAM components. The module consists of eighteen
512Mx4 stacks, in 66 pin TSOP packages mounted on
a 184 pin FR4 substrate.
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible
on both edges and Burst Lengths allow the same
device to be useful for a variety of high bandwidth, high
performance memory system applications.
OPERATING FREQUENCIES
DDR266 @CL=2
Clock Speed
CL-t
RCD
-t
RP
133MHz
2-2-2
DDR266 @CL=2
133MHz
2-3-3
DDR266 @CL=2.5
133MHz
2.5-3-3
DDR200 @CL=2
100MHz
2-2-2
November, 04
Rev. 3
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
PIN CONFIGURATION
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
SYMBOL
V
REF
DQ0
V
SS
DQ1
DQS0
DQ2
V
CC
DQ3
NC
RESET#
V
SS
DQ8
DQ9
DQS1
V
CCQ
NC
NC
V
SS
DQ10
DQ11
CKE0
V
CCQ
DQ16
DQ17
DQS2
V
SS
A9
DQ18
A7
V
CCQ
DQ19
A5
DQ24
V
SS
DQ25
DQS3
A4
V
CC
DQ26
DQ27
A2
V
SS
A1
CB0
CB1
V
CC
PIN
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
SYMBOL
DQS8
A0
CB2
V
SS
CB3
BA1
DQ32
V
CCQ
DQ33
DQS4
DQ34
V
SS
BA0
DQ35
DQ40
V
CCQ
WE#
DQ41
CAS#
V
SS
DQS5
DQ42
DQ43
V
CC
NC
DQ48
DQ49
V
SS
NC
NC
V
CCQ
DQS6
DQ50
DQ51
V
SS
V
CCID
DQ56
DQ57
V
CC
DQS7
DQ58
DQ59
V
SS
NC
SDA
SCL
PIN
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
SYMBOL
V
SS
DQ4
DQ5
V
CCQ
DQS9
DQ6
DQ7
V
SS
NC
NC
NC
V
CCQ
DQ12
DQ13
DQS10
V
CC
DQ14
DQ15
CKE1
V
CCQ
NC
DQ20
A12
V
SS
DQ21
A11
DQS11
V
CC
DQ22
A8
DQ23
V
SS
A6
DQ28
DQ29
V
CCQ
DQS12
A3
DQ30
V
SS
DQ31
CB4
CB5
V
CCQ
CK0
CK0#
PIN
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
SYMBOL
V
SS
DQS17
A10
CB6
V
CCQ
CB7
V
SS
DQ36
DQ37
V
CC
DQS13
DQ38
DQ39
V
SS
DQ44
RAS#
DQ45
V
CCQ
CS0#
CS1#
DQS14
V
SS
DQ46
DQ47
NC
V
CCQ
DQ52
DQ53
A13
V
CC
DQS15
DQ54
DQ55
V
CCQ
NC
DQ60
DQ61
V
SS
DQS16
DQ62
DQ63
V
CCQ
SA0
SA1
SA2
V
CCSPD
W3EG2256M72ASSR-JD3
-AJD3
PRELIMINARY
PIN NAMES
A0-A13
BA0-BA1
DQ0-DQ63
CB0-CB7
DQS0-DQS17
CK0
CK0#
CKE0, CKE1
CS0#, CS1#
RAS#
CAS#
WE#
V
CC
V
CCQ
V
SS
V
REF
V
CCSPD
SDA
SCL
SA0-SA2
V
CCID
NC
RESET#
Address input (Multiplexed)
Bank Select Address
Data Input/Output
Check bits
Data Strobe Input/Output
Clock Input
Clock Input
Clock Enable input
Chip Select Input
Row Address Strobe
Column Address Strobe
Write Enable
Power Supply
Power Supply for DQS
Ground
Power Supply for Reference
Serial EEPROM Power Supply
Serial data I/O
Serial clock
Address in EEPROM
V
CC
Indentification Flag
No Connect
Reset Enable
November, 04
Rev. 3
2
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
W3EG2256M72ASSR-JD3
-AJD3
PRELIMINARY
FUNCTIONAL BLOCK DIAGRAM
V
SS
RCS1#
RCS0#
DQS0
DQ0
DQ1
DQ2
DQ3
DQS1
DQ8
DQ9
DQ10
DQ11
DQS2
DQ16
DQ17
DQ18
DQ19
DQS3
DQ24
DQ25
DQ26
DQ27
DQS4
DQ32
DQ33
DQ34
DQ35
DQS5
DQ40
DQ41
DQ42
DQ43
DQS6
DQ48
DQ49
DQ50
DQ51
DQS7
DQ56
DQ57
DQ58
DQ59
DQS8
CB0
CB1
CB2
CB3
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS# DM
CB4
CB5
CB6
CB7
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQ60
DQ61
DQ62
DQ63
DQS17
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQ52
DQ53
DQ54
DQ55
DQS16
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS# DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQ44
DQ45
DQ46
DQ47
DQS15
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQ36
DQ37
DQ38
DQ39
DQS14
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQ28
DQ29
DQ30
DQ31
DQS13
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQ20
DQ21
DQ2
DQ22
DQ23
DQS12
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQ12
DQ1
DQ13
DQ14
DQ15
DQS11
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS# DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQ4
DQ5
DQ6
DQ7
DQS10
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS9
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
DQS
I/O 3
I/O 2
I/O 1
I/O 0
CS#
DM
SERIAL PD
CK0
PLL
CK0#
REGISTER
SDRAM
SCL
WP
SDA
A0
A1
A2
SA2
V
CCSPD
V
CC
/V
CCQ
V
REF
SPD
DDR SDRAM
SA0 SA1
DDR SDRAM
CS0#
CS1#
BA0,BA1
A0-A13
RAS#
CAS#
CKE0
CKE1
WE#
R
E
G
I
S
T
E
R
RCS0#
RCS1#
RBA0,RBA1
RA0-RA13
RRAS#
RCAS#
RCKE0
RCKE1
RWE#
V
SS
BA0,BA1: DDR SDRAMs
A0-A13: DDR SDRAMs
RAS#: DDR SDRAMs
CAS#: DDR SDRAMs
CKE: DDR SDRAMs
CKE: DDR SDRAMs
WE#: DDR SDRAMs
DDR SDRAM
NOTES:
1.
2.
DQ-to-I/O wiring is shown as
recommended but may be changed.
DQ/DQS/DM/CKE/S relationships must
be maintained as shown.
Note: All resistor values are 22 ohms
unless otherwise specified.
PCK
PCK#
RESET#
November, 04
Rev. 3
3
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
Parameter
Voltage on any pin relative to V
SS
Voltage on V
CC
supply relative to V
SS
Storage Temperature
Power Dissipation
Short Circuit Current
Symbol
V
IN
, V
OUT
V
CC
, V
CCQ
T
STG
P
D
I
0S
W3EG2256M72ASSR-JD3
-AJD3
PRELIMINARY
ABSOLUTE MAXIMUM RATINGS
Value
-0.5 - 3.6
-1.0 - 3.6
-55 - +150
27
50
Units
V
V
°C
W
mA
Note: Permanent device damage may occur if ‘ABSOLUTE MAXIMUM RATINGS’ are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability
DC CHARACTERISTICS
0°C
≤
T
A
≤
70°C, V
CC
= 2.5V ± 0.2V
Parameter
Supply Voltage
Supply Voltage
Reference Voltage
Termination Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Symbol
V
CC
V
CCQ
V
REF
V
TT
V
IH
V
IL
V
OH
V
OL
Min
2.3
2.3
1.15
1.15
V
REF
+ 0.15
-0.3
V
TT
+ 0.76
—
Max
2.7
2.7
1.35
1.35
V
CCQ
+ 0.3
V
REF
- 0.15
—
V
TT
- 0.76
Unit
V
V
V
V
V
V
V
V
CAPACITANCE
T
A
= 25°C, f = 1MHz, V
CC
= 2.5V ± 0.2V
Parameter
Input Capacitance (A0-A13)
Input Capacitance (RAS#, CAS#, WE#)
Input Capacitance (CKE0)
Input Capacitance (CK0,CK0#)
Input Capacitance (CS0#)
Input Capacitance (DQM0-DQM8)
Input Capacitance (BA0-BA1)
Data input/output capacitance (DQ0-DQ63)(DQS)
Data input/output capacitance (CB0-CB7)
Symbol
C
IN1
C
IN2
C
IN3
C
IN4
C
IN5
C
IN6
C
IN7
C
OUT
C
OUT
Max
6.25
6.25
6.25
5.5
6.25
13
6.25
13
13
Unit
pF
pF
pF
pF
pF
pF
pF
pF
pF
November, 04
Rev. 3
4
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
W3EG2256M72ASSR-JD3
-AJD3
PRELIMINARY
I
DD
SPECIFICATIONS AND TEST CONDITIONS
0°C
≤
T
A
≤
+70°C, V
CCQ
= 2.5V ± 0.2V, V
CC
= 2.5V ± 0.2V.
Includes DDR SDRAM components only
Parameter
Operating Current
Rank 1
Symbol Conditions
I
DD0
One device bank; Active - Precharge; t
RC
= t
RC
(MIN); t
CK
= t
CK
(MIN); DQ,DM and DQS inputs
changing once per clock cycle; Address and
control inputs changing once every two cycles.
One device bank; Active-Read-Precharge Burst
= 2; t
RC
= t
RC
(MIN); t
CK
= t
CK
(MIN); l
OUT
= 0mA;
Address and control inputs changing once per
clock cycle.
All device banks idle; Power-down mode; t
CK
=
t
CK
(MIN); CKE = (low)
CS# = High; All device banks idle;
t
CK
= t
CK
(MIN); CKE = High; Address and other
control inputs changing once per clock cycle. V
IN
= V
REF
for DQ, DQS and DM.
One device bank active; Power-Down mode; t
CK
(MIN); CKE = (low)
CS# = High; CKE = High; One device bank;
Active-Precharge;t
RC
= t
RAS
(MAX); t
CK
= t
CK
(MIN); DQ, DM and DQS inputs changing twice
per clock cycle; Address and other control inputs
changing once per clock cycle.
Burst = 2; Reads; Continuous burst; One device
bank active; Address and control inputs changing
once per clock cycle; t
CK
= t
CK
(MIN); l
OUT
= 0mA.
Burst = 2; Writes; Continuous burst; One device
bank active; Address and control inputs changing
once per clock cycle; t
CK
= t
CK
(MIN); DQ,DM and
DQS inputs changing once per clock cycle.
t
RC
= t
RC
(MIN)
CKE
≤
0.2V
Four bank interleaving Reads (BL=4) with auto
precharge with t
RC
=t
RC
(MIN); t
CK
=t
CK
(MIN);
Address and control inputs change only during
Active Read or Write commands.
DDR266:@CL=2, 2.5
Max
4680
DDR200@CL=2
Max
4230
Units
mA
Rank 2
Standby
State
I
DD3N
Operating Current
I
DD1
5310
4860
mA
I
DD3N
Precharge Power-
Down Standby Current
Idle Standby Current
I
DD2P
I
DD2F
360
2340
360
2160
rnA
mA
I
DD2P
I
DD2F
Active Power-Down
Standby Current
Active Standby Current
I
DD3P
I
DD3N
1260
1800
1080
1620
mA
mA
I
DD3P
I
DD3N
Operating Current
I
DD4R
5760
5220
mA
I
DD3N
Operating Current
I
DD4W
5940
5400
rnA
I
DD3N
Auto Refresh Current
Self Refresh Current
Operating Current
I
DD5
I
DD6
I
DD7A
7920
324
11250
7560
324
10350
mA
mA
mA
I
DD3N
I
DD6
I
DD3N
November, 04
Rev. 3
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

W3EG2256M72ASSR262JD3XG Related Products

W3EG2256M72ASSR262JD3XG W3EG2256M72ASSR-JD3 W3EG2256M72ASSR265JD3XG W3EG2256M72ASSR263JD3XG W3EG2256M72ASSR263AJD3XG W3EG2256M72ASSR265AJD3XG W3EG2256M72ASSR262AJD3XG W3EG2256M72ASSR202AJD3XG W3EG2256M72ASSR202JD3XG W3EG2256M72ASSR-AJD3
Description 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL 4GB - 2x256Mx72 DDR SDRAM REGISTERED ECC, w/PLL

Recommended Resources

Motorcycle ignition circuit diagram

common emitter amplifier circuit

DC low voltage regulated power supply circuit diagram

The input is 12V DC electromagnetic and the output is 120V AC power circuit.

vehicle immobilizer

Single touch switch circuit

Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. X349-1(N)4-5-400
  2. RN732ETTD1742D10
  3. SBL-07OZ-R
  4. VCC6-RCA-173M3708
  5. ER421XM2-18B/R
  6. 3VH20/1JN5
  7. DIP1987SD012552BF
  8. PR100A21721BPGTS
  9. BAW56-AU_B1_10001
  10. GS1N_R2_00001
  11. P6SMB12CA
  12. A2541WV-S-2x2P-C1040

Popular Articles

  1. 48-Design of matrix electronic scale based on 51 single chip microcomputer
  2. There are problems with the casing of domestically produced level measuring instruments
  3. Analysis of Audi's battery management system
  4. Platform empowers ecological co-creation! Advantech won the Industrial Internet of Things Industry Pioneer
  5. MCU 74LS138 extended interrupt
  6. Electric vehicle battery technology powers a sustainable future
  7. Intel AI Top 100 Awards kicks off: Continuously promoting AI innovation and unleashing ecological cohesion
  8. Engineer's Electronic Production Story: DIY Design of Electron Tube Tester
  9. 51 single chip microcomputer-temperature PID algorithm (C program)
  10. Comparison of handheld spectrum analyzer brands and performance parameters of each brand

Technical ResourceMore

  1. Analysis of Schneider module F indicator light
  2. FPGA Design of the Computing Components of OFDM Channel Estimation Module
  3. Power connector Brush Wellman...sells reliability
  4. PCB process-PTH-PP
  5. Memory management under Linux 0.11
  6. LED digital display interface technology of AT89C2051 single chip microcomputer
  7. Alamouti code simulation program
  8. Research on single-phase bridge voltage inverter based on ARM and PEBB
  9. sc1166
  10. Freescale hc12_A512 example

ForumMore

  1. 【RT-Thread Reading Notes】(0) Some basic concepts and understanding of threads
  2. [GD32E503 Evaluation] Realizing USB disk function based on uCOSIII project 1
  3. Zero drift phenomenon and its causes
  4. RISC-V open source hardware board — HiFive Unleashed
  5. How to choose a replacement battery for the Dyson V6 vacuum cleaner?
  6. CY8CKIT-149 PSoC 4100S PLUS PROTOTYPING KIT Unboxing and Power-On Run Example
  7. B-U585I-IOT02A Bluetooth communication problem
  8. Super detailed teaching you how to use HFSS to design and simulate inverted F antenna 2
  9. How does an intelligent fully automatic multimeter measure capacitance?
  10. PCB current and signal integrity design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号