EEWORLDEEWORLDEEWORLD

Part Number

Search

SY10E160JC-TR

Description
IC 12-BIT GEN/CHKER 28PLCC
Categorysemiconductor    logic   
File Size60KB,5 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric Compare View All

SY10E160JC-TR Overview

IC 12-BIT GEN/CHKER 28PLCC

SY10E160JC-TR Parametric

Parameter NameAttribute value
logical typeParity generator/checker
Number of circuits12 bits
Current - output high, low-
Voltage - Power4.2V ~ 5.5V
Operating temperature0°C ~ 85°C
Installation typesurface mount
Package/casing28-LCC (J-lead)
Supplier device packaging28-PLCC(11.5x11.5)
Micrel, Inc.
12-BIT PARITY
GENERATOR/CHECKER
SY10E160
SY100E160
SY10E160
SY100E160
FEATURES
s
Provides odd-HIGH parity of 12 inputs
s
Extended 100E V
EE
range of –4.2V to –5.5V
s
Output register with Shift/Hold capability
s
900ps max. D to Q, /Q output
s
Enable control
s
Asynchronous Register Reset
s
Differential outputs
s
Fully compatible with industry standard 10KH,
100K ECL levels
s
Internal 75K
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E160
s
Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E160 are high-speed, 12-bit parity
generator/checkers with differential outputs, for use in
new, high-performance ECL systems. The output Q takes
on a logic HIGH value only when an odd number of inputs
are at a logic HIGH. A logic HIGH on the enable input (EN)
forces the output Q to a logic LOW.
An additional feature of the E160 is the output register.
Two multiplexers and their associated signals control the
register input by providing the option of holding present
data, loading the new parity data or shifting external data
in. To hold the present data, the Hold signal (HOLD) must
be at a logic LOW level. If the HOLD signal is at a logic
HIGH, the data present at the Q output is passed through
the first multiplexer. Taking the Shift signal (SHIFT) to a
logic HIGH will shift the data at the S-IN pin into the output
register. If the SHIFT signal is at a logic LOW, the output
of the first multiplexer is then passed through to the register.
The register itself is clocked on the rising edge of CLK
1
or CLK
2
(or both). The presence of a logic HIGH on the
reset pin (R) forces the register output Y to a logic LOW.
BLOCK DIAGRAM
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
D
10
D
11
EN
HOLD
S-IN
SHIFT
CLK
1
CLK
2
R
Q
Q
0
MUX
1
SEL
1
SEL
R
0
MUX
Y
D
Y
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
Rev.: F
Amendment: /0
1
Issue Date: March 2006

SY10E160JC-TR Related Products

SY10E160JC-TR SY100E160JZ TR SY10E160JZ TR SY10E160JC TR
Description IC 12-BIT GEN/CHKER 28PLCC IC 12-bit gen/chker 28plcc IC 12-bit gen/chker 28plcc IC 12-bit gen/chker 28plcc
Standard Package - 750 750 750
Category - Integrated Circuits (ICs) Integrated Circuits (ICs) Integrated Circuits (ICs)
Family - Logic - Parity Generators and Checkers Logic - Parity Generators and Checkers Logic - Parity Generators and Checkers
Packaging - Tape & Reel (TR) Tape & Reel (TR) Tape & Reel (TR)
Logic Type - Parity Generator/Checke Parity Generator/Checke Parity Generator/Checke
Number of Circuits - 12-Bi 12-Bi 12-Bi
Voltage - Supply - 4.2 V ~ 5.5 V 4.2 V ~ 5.5 V 4.2 V ~ 5.5 V
Operating Temperature - 0°C ~ 85°C 0°C ~ 85°C 0°C ~ 85°C
Mounting Type - Surface Mou Surface Mou Surface Mou
Package / Case - 28-LCC (J-Lead) 28-LCC (J-Lead) 28-LCC (J-Lead)
Supplier Device Package - 28-PLCC 28-PLCC 28-PLCC
Other Names - SY100E160JZTRSY100E160JZTR-ND SY10E160JZTRSY10E160JZTR-ND SY10E160JCTRSY10E160JCTR-ND

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号