EEWORLDEEWORLDEEWORLD

Part Number

Search

590JA25M0000DGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

590JA25M0000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
590JA25M0000DGR - - View Buy Now

590JA25M0000DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

590JA25M0000DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency25MHz
Functionenable/disable
outputCMOS
Voltage - Power1.8V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)90mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
Strange Bluetooth signal, I am confused...
Here's the thing. Recently, a project used Bluetooth and the NRF series Bluetooth chip, and found a strange problem. There are five devices in total: device 1 Bluetooth Dongle , device 2 Bluetooth dev...
wangerxian RF/Wirelessly
SURUIDE decodes TANK300 Liema application headlight follow-up steering headlight lighting system DEMO
The new Changzhou factory of Hella Headlights of Hainachuan was officially completed, with an investment of over 10 million euros. Changzhou Nenghua's automotive headlight factory can be regarded as a...
suruide Automotive Electronics
Embedded engineer recruitment, salary matching first-tier cities
[i=s]This post was last edited by zacks417 on 2020-8-29 15:45[/i]【Company Profile】 Qisheng Technology Co., Ltd. is a global leading provider of healthy sleep solutions. The company adheres to the corp...
zacks417 Recruitment
Electronic Design Competition Dot Matrix Electronic Display Screen Information
Electronic Design Competition Dot Matrix Electronic Display Screen InformationAbstract The LED large screen display system, with AT89S52 single chip microcomputer as the core, consists of keyboard dis...
兰博 Electronics Design Contest
Introduction to TOPWAY Intelligent Module Interface Development Tool
Introduction to interface development toolsThe interface development tool is a software specially used to design the display interface. There is no need to write code to design the interface. The tool...
慈俭不敢为人先 FPGA/CPLD
About copper plating rule setting
In AD9, have you ever tried to set the AGND copper spacing on the top layer to 25mil, the AGND copper spacing on the bottom layer to 10mil, and the DGND top and bottom layer copper spacing to 15mil?...
呜呼哀哉 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号