ZL50235QCG1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> ZL50235QCG1

ZL50235QCG1: Description16 Channel Voice Echo Canceller; CategoryWireless rf/communication Telecom circuit; File Size636KB，43 Pages; ManufacturerZarlink Semiconductor (Microsemi); Websitehttp://www.zarlink.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

ZL50235QCG1 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ZL50235QCG1	-	-	View	Buy Now

ZL50235QCG1 Overview

16 Channel Voice Echo Canceller

ZL50235QCG1 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	LFQFP,
Reach Compliance Code	compli
JESD-30 code	S-PQFP-G100
JESD-609 code	e3
length	14 mm
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.6 mm
Nominal supply voltage	1.8 V
surface mount	YES
Telecom integrated circuit types	ISDN ECHO CANCELLER
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

ZL50235

16 Channel Voice Echo Canceller

Data Sheet

Features

•

Independent multiple channels of echo

cancellation; from 16 channels of 64 ms to 8

channels of 128 ms with the ability to mix

channels at 128 ms or 64 ms in any combination

Independent Power Down mode for each group of

2 channels for power management

Fully compliant to ITU-T G.165, G.168 (2000) and

(2002) specifications

Passed AT&T voice quality testing for carrier

grade echo cancellers

Compatible to ST-BUS and GCI interfaces with

2 Mbps serial PCM data

PCM coding,

µ/A-Law

ITU-T G.711 or sign

magnitude

Per channel Fax/Modem G.164 2100 Hz or G.165

2100 Hz phase reversal Tone Disable

Per channel echo canceller parameters control

Transparent data transfer and mute

Fast reconvergence on echo path changes

Fully programmable convergence speeds

Patented Advanced Non-Linear Processor with

high quality subjective performance

Protection against narrow band signal divergence

and instability in high echo environments

DD1 (3.3 V)

March 2006

Ordering Information

ZL50235/QCC 100 Pin LQFP Trays

ZL50235/GDC 208 Ball PBGA Trays

ZL50235QCG1 100 Pin LQFP* Trays, Bake & Drypack

*Pb Free Matte Tin

-40°C to +85°C

•

+9 dB to -12 dB level adjusters (3 dB steps) at all

signal ports

Offset nulling of all PCM channels

10 MHz or 20 MHz master clock operation

3.3 V IO pads and 1.8 V Logic core operation with

5 V tolerant inputs

IEEE-1149.1 (JTAG) Test Access Port

ZL50232, ZL50233, ZL50234 and ZL50235 have

same pinouts in both LQFP and LBGA packages

Applications

•

Voice over IP network gateways

Voice over ATM, Frame Relay

T1/E1/J1 multichannel echo cancellation

Wireless base stations

Echo Canceller pools

DCME, satellite and multiplexer system

DD2 (1.8 V)

ODE

Rin

Sin

MCLK

Fsel

Serial

Parallel

Echo Canceller Pool

Group 0

ECA/ECB

Parallel

Serial

Rout

Sout

Group 1

ECA/ECB

Group 2

ECA/ECB

Group 3

ECA/ECB

Group 4

PLL

ECA/ECB

Group 5

ECA/ECB

Group 6

ECA/ECB

Group 7

ECA/ECB

Note:

Refer to Figure 4

for Echo Canceller

block diagram

C4i

F0i

Timing

Unit

RESET

Microprocessor Interface

Test Port

DS CS R/W A10-A0 DTA

D7-D0

IRQ TMS TDI TDO TCK TRST

Figure 1 - ZL50235 Device Overview

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

ZL50235

Table of Contents

Data Sheet

1.0 Change Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

2.0 Device Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

2.1 Adaptive Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

2.2 Double-Talk Detector. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

2.3 Path Change Detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

2.4 Non-Linear Processor (NLP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

2.5 Disable Tone Detector. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

2.6 Instability Detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

2.7 Narrow Band Signal Detector (NBSD). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

2.8 Offset Null Filter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

2.9 Adjustable Level Pads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

2.10 ITU-T G.168 Compliance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

3.0 Device Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.1 Normal Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.2 Back-to-Back Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.3 Extended Delay configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

4.0 Echo Canceller Functional States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

4.1 Mute. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

4.2 Bypass. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4.3 Disable Adaptation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4.4 Enable Adaptation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

5.0 ZL50235 Throughput Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

6.0 Serial PCM I/O channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

6.1 Serial Data Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

7.0 Memory Mapped Control and Status registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

7.1 Normal Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

7.2 Extended Delay Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

7.3 Back-to-Back Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

7.4 Power Up Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

7.5 Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

7.6 Call Initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

7.7 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

8.0 JTAG Support. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

8.1 Test Access Port (TAP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

8.2 Instruction Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

8.3 Test Data Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

9.0 Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

10.0 Functional Description of Register Bits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Zarlink Semiconductor Inc.

ZL50235

List of Figures

Data Sheet

Figure 1 - ZL50235 Device Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Figure 2 - 100 Pin LQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

Figure 3 - 208 Ball LBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

Figure 4 - Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Figure 5 - Disable Tone Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Figure 6 - Normal Device Configuration (64 ms) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Figure 7 - Back-to-Back Device Configuration (64 ms) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Figure 8 - Extended Delay Configuration (128 ms) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Figure 9 - ST-BUS and GCI Interface Channel Assignment for 2 Mbps Data Streams . . . . . . . . . . . . . . . . . . . . . 18

Figure 10 - Memory Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Figure 11 - Power Up Sequence Flow Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Figure 12 - The MU Profile. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Figure 13 - ST-BUS Timing at 2.048 Mbps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Figure 14 - GCI Interface Timing at 2.048 Mbps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Figure 15 - Output Driver Enable (ODE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Figure 16 - Master Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Figure 17 - Motorola Non-Multiplexed Bus Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Zarlink Semiconductor Inc.

ZL50235QCG1 Related Products

	ZL50235QCG1	ZL50235	ZL50235GDC	ZL50235QCC	ZL50235_06	ZL50235GD	ZL50235QC
Description	16 Channel Voice Echo Canceller	16 Channel Voice Echo Canceller	16 Channel Voice Echo Canceller	16 Channel Voice Echo Canceller	16 Channel Voice Echo Canceller	16 Channel Voice Echo Canceller	16 Channel Voice Echo Canceller

Recommended Resources

Noise box circuit 2

C650 lathe electrical wiring diagram circuit

Practical soft start circuit diagram in switching power supply b

Double reed switch signal input

The most practical basic diagram circuit 28 - capacitive proximity switch circuit

KA22135 power amplifier circuit

2018 Autumn Recruitment of Texas Instruments Reliability Engineer Interview and Written Examination Experience: Let me share with you another netizen's experience of interviewing TI. First, interview with the reliability person (FAE's go to the lab first, and I heard they build circuits). Then there is a writte...; alan000345 TI Technology Forum

Correctly analyze the role of each discrete component in the circuit - resistors, capacitors, inductors, diodes, transistors,: [align=left][color=rgb(34, 34, 34)][font="]When reading electronic circuit diagrams, it is necessary to correctly analyze the role of each discrete component in the electronic circuit. [/font][/color]...; tiankai001 Integrated technical exchanges

Today at 10:00 AM, live broadcast with awards: [How to use Microchip security solutions to protect IoT devices]: [font=微软雅黑][size=3]Today at 10:00 AM, there will be a live broadcast with awards [How to use Microchip security solutions to protect IoT devices] [/size] [url=https://en.eeworld.com/bbs/huodongform/in...; EEWORLD社区 RF/Wirelessly

Problems with frequency modulation using MAX2607: This is a verification board. The error is because the minimum spacing was changed when making a homemade PCB board. Please don't mind. L3 and L4 should be 120nh in theory, but since they were not ava...; VHDLI2C11 RF/Wirelessly

Recruiting BLE software development engineers (with favorable treatment): [i=s]This post was last edited by Lazy Cat Love Flying on 2019-4-3 11:08[/i] Statement: I am recruiting for a friend: Due to the expansion of the company's business, we are now recruiting several BLE ...; 懒猫爱飞 Talking about work

Eliminating Software Failures with MSP432: Debugging large software programs is always a challenging task; often, it is difficult to know where to start! The MSP432 low-power and high-performance microcontrollers (MCUs) provide an advanced deb...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components