EEWORLDEEWORLDEEWORLD

Part Number

Search

ACB64DHHR

Description
CONN EDGE DUAL FMALE 128POS .050
CategoryThe connector   
File Size885KB,2 Pages
ManufacturerSullins Connector Solutions
Environmental Compliance
Download Datasheet Parametric View All

ACB64DHHR Overview

CONN EDGE DUAL FMALE 128POS .050

ACB64DHHR Parametric

Parameter NameAttribute value
card typeUnspecified - Bilateral
genderfemale head
Number of positions/plates/rows64
Number of pins128
Card thickness0.062"(1.57mm)
Number of rows2
spacing0.050"(1.27mm)
readingpair
characteristicplate lock
Installation typeThrough hole
TerminationWelding, staggered
Contact materialcopper beryllium
Contact platinggold
Contact plating thickness30.0µin(0.76µm)
Contact typehairpin bellows
colorblack
Flange characteristics-
Operating temperature-65°C ~ 150°C
Material - InsulationPolyphenylene sulfide (PPS)
High Density Card Edge
.050” [1.27 mm] Contact Centers, .610” [15.49 mm] Insulator Height,
Dip Solder/Card Extender/SMT for .031”[0.79 mm], .062”[1.57 mm] or .093”[2.36 mm] Mating PCB
SPECIFICATIONS
• Accommodates .031” ± .006” [0.79 mm ± 0.15 mm],
.062” ± .008” [1.57 mm ± 0.20 mm]
or .093” ± .008” [2.36 mm ± 0.20 mm] mating PCB
• PPS or PA9T insulator
• Molded-in key available
• High reliability/high cycle hairpin bellow & cantilever contacts
• 1 Amp current rating per contact for contacts fully energized
• UL Flammability Rating: 94V-0
• Operating Temperature: -65°C up to +200°C
High Density Card Edge
TERMINATION TYPE
HAIR PIN POST
.018” [0.46] X
.012” [0.30]
(P/N CODE)
TERMINATION
LAYOUT
(HH)
THRU HOLE
STRAIGHT
figure
1
(HR)
CARD
EXTENDER
figure
2
(HF)
SURFACE
MOUNT
figure
3
(HL)
THRU HOLE
STRAIGHT
figure
4
(HN)
THRU HOLE
STRAIGHT
figure
4
(P/N CODE)
TERMINATION
LAYOUT
(YH)
THRU HOLE
STRAIGHT
figure
1
ROW
SPACING
('R' DIM)
3X
0.100”
[2.54]
ACCEPTS
.062” [1.57]
PCB
TAIL
LENGTH
('L' DIM)
0.125”
[3.18]
.100” [2.54]
TYP.
.050” [1.27]
TYP.
PIN A1
FIGURE 1
Ø .040” [1.02]
MIN. TYP.
PIN A2
L
R
POST
3X .100”
[2.54]
2X
Ø .096” [2.44]
'R' MOUNTING
0.160”
[4.06]
PIN B1
PIN B2
A
F
D
PCB LAYOUT RECOMMENDED (HH, YH)
2X
Ø .125”
[3.18]
'D' OR 'T' MOUNTING
L
POST
N/A
0.100”
[2.54]
FIGURE 2
.050”[1.27]
TYP.
.200”[5.08]
.040” [1.02]
A
PCB LAYOUT, SOLDER END (HR, YR)
60°
L
POST
0.250”
[6.35]
0.160”
[4.06]
L
R
POST
.062” ±.008”[1.57±0.20]
PCB
.020” [0.51]
0.100”
[2.54]
0.125”
[3.18]
L
R
POST
.050” [1.27
] TYP.
.040” [1.02]
TYP. MAX.
FIGURE 3
.315”[8.00]
MIN.
CANTILEVER
POST SIZE
.016” [0.41] SQ.
ROW
SPACING
('R' DIM)
3X
0.100”
[2.54]
TAIL
LENGTH
('L' DIM)
0.125”
[3.18]
2X
Ø .125”[3.18]
'D' OR 'T' MOUNTING
.185”[4.70]
MAX.
L
R
POST
L
POST
(YR)
CARD EXTENDER
figure
2
ACCEPTS
.062” [1.57]
PCB
A
F
D
0.175”
[4.45]
2X
Ø .096” [2.44]
'R' MOUNTING
SURFACE MOUNT PCB LAYOUT (HF, YF)
PIN 1
FIGURE 4
D
F
A
L
(YF)
SURFACE MOUNT
figure
3
N/A
0.100”
[2.54]
POST
(YS)
THRU HOLE
STRAIGHT
figure
4
0.200”
[5.08]
0.140”
[3.56]
2X
Ø .096”[2.44]
'R' MOUNTING
2X
Ø .125”[3.18]
'D' OR 'T' MOUNTING
R
L
.050”[1.27]
TYP.
Ø .030”[0.76]
MIN.
R
POST
PCB LAYOUT (HL, HN, YS)
MOUNTING STYLE
Ø .125” [3.18]
.134”
[3.40]
.025” [0.64]
BOARD LOCK (R)
(with no mounting ears)
NO MOUNTING EARS (N)
FLUSH MOUNTING (D)
FLUSH MOUNTING
WITH THREADED INSERT (T)
#4-40
.360”
[9.14]
.318”
[8.08]
.128”
[3.25]
.440”
[11.18]
.188”
[4.77]
.062”
[1.57]
.250” [6.35]
.250” [6.35]
Ø .078”
[1.98]
STRADDLE MOUNT (Q)
20
www.sullinscorp.com
|
760-744-0125
|
toll-free 888-774-3100
|
fax 760-744-6081
|
info@sullinscorp.com
The Eternal Sense of Crisis - Fortune
Samsung's unprecedented success is in 2020, but Yoon Jong-yong believes there must be a crisis here . By Peter Lewis Samsung Electronics' VIP building is located in the Samsung Industrial Park in Suwo...
1234 FPGA/CPLD
Piezoelectric ceramic polarity detection system ET10
This content is originally created by EEWORLD forum user xcbaojian . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the sourceThe high volt...
xcbaojian Analog electronics
I would like to ask you how to use timequest to analyze the delay time of the delay chain in FPGA.
I would like to ask you how to use timequest to analyze the delay time of the delay chain in FPGA....
夏天Yyyyy Altera SoC
[Qinheng Trial] Experience of CH549 capacitive touch function
Happy weekend everyone! Today I experienced the serial port printing and capacitive touch button functions of the development board. When I applied for the development kit, I wanted to experience the ...
yin_wu_qing MCU
Raspberry Pi PICO low-resolution thermal imager
Using the Raspberry Pi PICO and CircuitPython system, plus the AMG8833 sensor and TFT screen, you can make a thermal imager.Project website :https://www.recantha.co.uk/blog/?p=20959...
dcexpert MicroPython Open Source section
Why does the power consumption of stm32L0 increase after it enters STOP mode again after being woken up by an external interrupt in STOP mode?
The power consumption of the first entry into stop mode is correct. After being woken up by an external interrupt, the power consumption of the next entry into stop mode is 300uA higher. What is going...
StruggleMySen stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号