MPC9653FA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MPC9653FA

MPC9653FA: DescriptionIC CLOCK GEN PLL LV 1:8 32-LQFP; Categorylogic logic; File Size290KB，12 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

MPC9653FA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MPC9653FA	-	-	View	Buy Now

MPC9653FA Overview

IC CLOCK GEN PLL LV 1:8 32-LQFP

MPC9653FA Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	NXP
Parts packaging code	QFP
package instruction	7 X 7 MM, PLASTIC, LQFP-32
Contacts	32
Reach Compliance Code	not_compliant
Other features	CAN ALSO OPERATE WITH 3.3V SUPPLY
series	9653
Input adjustment	DIFFERENTIAL
JESD-30 code	S-PQFP-G32
JESD-609 code	e0
length	7 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.024 A
Humidity sensitivity level	2
Number of functions	1
Number of inverted outputs
Number of terminals	32
Actual output times	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP32,.35SQ,32
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)	220
power supply	2.5/3.3 V
propagation delay (tpd)	7 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.15 ns
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	7 mm
minfmax	50 MHz

Preview

Download Datasheet

View All

MOTOROLA

Freescale Semiconductor, Inc.

SEMICONDUCTOR TECHNICAL DATA

Order Number: MPC9653/D

Rev 3, 02/2003

3.3V 1:8 LVCMOS PLL Clock

Generator

The MPC9653 is a 3.3V compatible, 1:8 PLL based clock generator

and zero-delay buffer targeted for high performance low-skew clock

distribution in mid-range to high-performance telecom, networking and

computing applications. With output frequencies up to 125 MHz and

output skews less than 150 ps the device meets the needs of the most

demanding clock applications.

Features

•

1:8 PLL based low-voltage clock generator

MPC9653

LOW VOLTAGE

3.3V LVCMOS 1:8

PLL CLOCK GENERATOR

Freescale Semiconductor, Inc...

Pin and function compatible to the MPC953

FA SUFFIX

Functional Description

32 LEAD LQFP PACKAGE

The MPC9653 utilizes PLL technology to frequency lock its outputs

CASE 873A

onto an input reference clock. Normal operation of the MPC9653 requires

the connection of the QFB output to the feedback input to close the PLL

feedback path (external feedback). With the PLL locked, the output

frequency is equal to the reference frequency of the device and

VCO_SEL selects the operating frequency range of 25 to 62.5 MHz or 50

to 125 MHz. The two available post-PLL dividers selected by VCO_SEL

(divide-by-4 or divide-by-8) and the reference clock frequency determine

the VCO frequency. Both must be selected to match the VCO frequency

range. The internal VCO of the MPC9653 is running at either 4x or 8x of

the reference clock frequency.

The MPC9653 has a differential LVPECL reference input along with an external feedback input. The device is ideal for use as a

zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance.

The PLL_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the

selected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL

bypass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not

apply. The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also

causes the PLL to loose lock due to missing feedback signal presence at FB_IN. Deasserting MR/OE will enable the outputs and

close the phase locked loop, enabling the PLL to recover to normal operation.

The MPC9653 is fully 3.3V compatible and requires no external loop filter components. The inputs (except PCLK) accept

LVCMOS except signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50

transmission lines. For series terminated transmission lines, each of the MPC9653 outputs can drive one or two traces giving the

devices an effective fanout of 1:16. The device is packaged in a 7x7 mm2 32-lead LQFP package.

•

Supports zero-delay operation

3.3V power supply

Generates clock signals up to 125 MHz

Maximum output skew of 150 ps

Differential LVPECL reference clock input

External PLL feedback

Drives up to 16 clock lines

32 lead LQFP packaging

Ambient temperature range 0°C to +70°C

Motorola, Inc. 2003

For More Information On This Product,

Go to: www.freescale.com

MPC9653FA Related Products

	MPC9653FA
Description	IC CLOCK GEN PLL LV 1:8 32-LQFP
Is it Rohs certified?	incompatible
Maker	NXP
Parts packaging code	QFP
package instruction	7 X 7 MM, PLASTIC, LQFP-32
Contacts	32
Reach Compliance Code	not_compliant
Other features	CAN ALSO OPERATE WITH 3.3V SUPPLY
series	9653
Input adjustment	DIFFERENTIAL
JESD-30 code	S-PQFP-G32
JESD-609 code	e0
length	7 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.024 A
Humidity sensitivity level	2
Number of functions	1
Number of terminals	32
Actual output times	8
Maximum operating temperature	70 °C
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP32,.35SQ,32
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)	220
power supply	2.5/3.3 V
propagation delay (tpd)	7 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.15 ns
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	7 mm
minfmax	50 MHz

Recommended Resources

Knowledge analysis of varistor

Microcontroller hand washing controller circuit diagram

Heavy load motor starting circuit_1

Water level detection control circuit circuit diagram

Color TV remote control 41

Power supply circuit of SUNLIHTSM-1416 color display

The problem of static electricity: I designed a circuit board to be powered from a power adapter. The power adapter is 220 to 24V. A sensor is connected to the board. When we went to other companies to debug their machines, we found th...; chenbingjy Analog electronics

Flathead RVB2601 creative application development] @fxyc87 RVB2601-Qiqiao technology: My history posts: [RVB2601 creative application development] @fxyc87 RVB2601 unboxing + hello_worldAs the saying goes, sharpening the knife does not delay the chopping of wood, so you can work better ...; fxyc87 XuanTie RISC-V Activity Zone

MOS Driver: Could you please tell me how to optimize this circuit so that its output waveform has less distortion?...; tangwei8802429 Analog electronics

Looking for a DC/DC step-down chip: Hello everyone, I now want to need a DC/DC step-down chip. The input requirement is DC20V 3.25A and the output is DC 3.4V 14A. If there is a constant source, it would be the best. Thank you. If you ha...; liushiming82 Power technology

Ask for advice from the experts! Design of soft start circuit based on single chip microcomputer: Recently, I want to design a three-phase soft start circuit based on a single-chip microcomputer. The basic components required are: 1.IGBT tube 2. Single chip microcomputer 3. Relay 4. Motor 5. LCD d...; 电工新手求指导 Analog electronics

U disk IAP jump APP abnormal: [i=s]This post was last edited by shipeng on 2019-5-15 18:48[/i] [size=3]I recently used the USB_OTG_FS of STM32F429 to make a BOOTLOADER that can read files in the USB disk through USB (PA11, PA12) o...; shipeng stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components