EEWORLDEEWORLDEEWORLD

Part Number

Search

FTSH-108-01-L-DV-P-R

Description
.050'' X .050 TERMINAL STRIP
CategoryThe connector    The connector   
File Size539KB,2 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

FTSH-108-01-L-DV-P-R Overview

.050'' X .050 TERMINAL STRIP

FTSH-108-01-L-DV-P-R Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSAMTEC
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time2 weeks
Connector typeBOARD CONNECTOR
Manufacturer's serial numberFTSH-1
F-218 (Rev
10OCT17)
FTSH–110–01–L–DV
EXTENDED LIFE
PRODUCT
HIGH MATING
CYCLES
10 YEAR MFG
WITH 30 µ" GOLD
FTSH–120–01–F–DV
FTSH–125–01–L–DV–EJ
(1.27 mm) .050"
SMT MICRO HEADER
SPECIFICATIONS
For complete specifications and
recommended PCB layouts
see www.samtec.com?FTSH
Insulator Material:
Black Liquid Crystal Polymer
Terminal Material:
Phosphor Bronze
Plating:
Sn or Au over 50 µ" (1.27 µm) Ni
Current Rating (FTSH/CLP):
3.4 A per pin
(2 pins powered)
Operating Temp Range:
-55 °C to +125 °C
RoHS Compliant:
Yes
Board Mates:
CLP, FLE
Cable Mates:
FFSD, FFTP
APPLICATIONS
CLP FTSH
OTHER SOLUTIONS
OPTIONS
–ES OPTION
–EC OPTION
HORIZONTAL
–P OPTION
(1.27 mm)
.050"
–EP OPTION
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
–MT & –DV Tail Option:
(0.10 mm) .004" max (02-25)
–MT & –DH Tail Option:
(0.15 mm) .006" max (26-50)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
Ultra-low profile option available.
End Shrouds available.
Call for FTS Series specifications.
–EJ OPTION
–EL OPTION
–TR OPTION
FTSH
1
NO. PINS
PER ROW
LEAD
STYLE
RECOGNITIONS
For complete scope of
recognitions see
www.samtec.com/quality
= (3.05 mm) .120" Post
(Mates with FFSD, CLP–DH)
–01
02 thru 50
FILE NO. E111594
ALSO AVAILABLE
(MOQ Required)
• Molded Pick & Place pads
• Latches
• Other platings
Contact Samtec.
No. of positions x (1.27) .050 +
Z
02
100
A
(4.78)
.188
(5.33)
.210
(0.81)
.032
= (1.91 mm) .075" Post
(Mates with FLE)
–02
–03
–04
–05
(1.27)
.050
01
–EX OPTION SHOWN
99
No. of positions x (1.27) .050 +
Z
–DH
(Styles –01, –02, –04 only)
(5.64)
.222
(0.51)
.020
(2.29)
.090
= (1.65 mm) .065" Post
(Mates with CLP–D)
= (3.81 mm) .150" Post
OPTION
– ES
–EJ
–EC
Z
(2.57)
.101
(15.77)
.621
(3.33)
.131
(5.87)
.231
(6.53)
.257
= (4.32 mm) .170" Post
(Mates with CLP–BE)
–EJ OPTION SHOWN
02
No. of positions x (1.27) .050
100
–EP
(3.43)
.135
–EL
(0.40)
.016
SQ
(2.51)
.099
LEAD
STYLE
– 01
(5.08)
.200
A
(3.05)
.120
(1.91)
.075
(1.65)
.065
(3.81)
.150
(4.32)
.170
(1.27)
.050
01
99
A
– 02
– 03
– 04
– 05
A
Notes:
Some sizes, styles and
options are non-standard,
non-returnable.
See SFM/TFM for positive
alignment feature.
(2.92)
.115
(1.27) .050
(5.84)
.230
– DV
(1.27)
(0.81)
(2.29) .050
.032
.090
–MT
(Styles –01, –02 & –04 only)
Due to technical progress, all designs, specifications and components are subject to change without notice.
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
Schematic diagram - Is there any difference or consideration between choosing MOS and transistor for Q2 in this power switch circuit?
I saw this circuit diagram on the Internet, which said that it was a problematic circuit and Q1 was prone to burn out. The comments section has the following opinions: 1. The resistance of R7 is too l...
普拉卡图 Analog electronics
ESP8266 adds support for VfsLfs1 and VfsLfs2
ESP8266 adds support for VfsLfs1 and VfsLfs2, which can be added to the firmware via compile switches.make MICROPY_VFS_LFS2=1esp8266/moduos: Add optional support for VfsLfs1 and VfsLfs2. esp8266/modul...
dcexpert MicroPython Open Source section
TI - Signal Chain Design Considerations for Ultrasound Systems
High-performance ultrasound imaging systems are widely used in various medical scenarios. In the past decade, discrete circuits in ultrasound systems have been replaced by highly integrated chips (ICs...
Aguilera Analogue and Mixed Signal
[Problem Feedback] Anlu TangDynasty constraint file and code formatting issues
1. During today's test, I found that there can only be one constraint file (.adc) in a TangDynasty project. For example, if there is already a .adc constraint file in the project, if you click Add ADC...
littleshrimp FPGA/CPLD
MSP430F5529 program arrangement (serial port, AD, timer, etc.)
MSP430F5529 program arrangement (serial port, AD, timer, etc.)...
长得太帅了 Microcontroller MCU
Allwinner V5 Review——by IC Crawler
[url=home.php?mod=spaceuid=351993]@IC crawler[/url] Allwinner V5 Data --- Lindeni V5 Development Board Allwinner V5 - Building FTP environment --- Lindeni V5 development board Allwinner V5 helloworld ...
okhxyyo Special Edition for Assessment Centres

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号