EEWORLDEEWORLDEEWORLD

Part Number

Search

570FBB000353DGR

Description
ANY, I2C PROGRAMMABLE XO
CategoryPassive components    oscillator   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

570FBB000353DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
570FBB000353DGR - - View Buy Now

570FBB000353DGR Overview

ANY, I2C PROGRAMMABLE XO

570FBB000353DGR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codecompliant
Installation featuresSURFACE MOUNT
Number of terminals8
Maximum operating frequency810 MHz
Minimum operating frequency10 MHz
Nominal operating frequency810 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC
Encapsulate equivalent codeLCC8,.2X.28,100
power supply2.5 V
Certification statusNot Qualified
Maximum slew rate108 mA
Nominal supply voltage2.5 V
surface mountYES
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Can you guys give me some suggestions, and diagrams?
The area encircled by the red circle needs to be monitored. The area is very large, and there is no wire or electricity. The signal will eventually be transmitted to the location marked with the red d...
Domingo Security Electronics
The running light delay is realized by the single-chip timer, and the running light style is changed by external interrupt
The timer is used to delay the running light, and the external interruption is used to change the running light style. There are two styles: (1) 4 LEDs are lit alternately in a group, with a delay of ...
2575199550 51mcu
Implementation of a Super-resolution Direction Finding Algorithm for Spatial Spectrum Estimation Based on High-speed DSP Series Processors
Spatial spectrum estimation super-resolution is a spatial processing technology with superior spatial parameter (such as azimuth) estimation performance. Spatial spectrum estimation is an important br...
灞波儿奔 DSP and ARM Processors
IAR FOR MSP430 V7 simulation problem, please solve
Hey guys, I just changed from WIN7 to WIN10. The previous IAR for MSP430 V5.20 can't be used on WIN10. I installed V7.10, and V7.20 has problems when emulating. Please help me analyze it, I'd be very ...
清风84 TI Technology Forum
IR2104 drive circuit HO no waveform
In the PWM drive circuit, the HO outputs a DC signal, and there is no way to use the duty cycle to adjust the voltage reduction. Can you guys help me check if my circuit is connected correctly?...
Lever Electronics Design Contest
TI C6000 CodecEngine integrated algorithm core calling principle
TI C6000 CodecEngine integrated algorithm core calling principle C6000 series DAVINCI is a dual-core: ARM+DSP or ARM+DSP+other GPP architecture. The own algorithm can be integrated into CodecEngine so...
fish001 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号