EEM15DRSN-S288 datasheet, PDF - EEWORLD Datasheet

EEM15DRSN-S288: DescriptionCONN EDGE DUAL FMALE 30POS 0.156; CategoryThe connector; File Size541KB，2 Pages; ManufacturerSullins Connector Solutions; Environmental Compliance

Download Datasheet Parametric View All

EEM15DRSN-S288 Overview

CONN EDGE DUAL FMALE 30POS 0.156

Parameter Name	Attribute value
card type	Unspecified - Bilateral
gender	female head
Number of positions/plates/rows	15
Number of pins	30
Card thickness	0.062"（1.57mm）
Number of rows	2
spacing	0.156"（3.96mm）
reading	pair
characteristic	card extender
Installation type	Board edge, straddle mounted
Termination	welding
Contact material	Phosphor bronze
Contact plating	tin
Contact plating thickness	100.0µin（2.54µm）
Contact type	Ring bellows
color	blue
Flange characteristics	-
Operating temperature	-65°C ~ 125°C
Material - Insulation	Polybutylene terephthalate (PBT)

Ask for guidance from seniors: I am engaged in network technology and MB testing. Now I need to learn some basic knowledge of electronic circuits. I need detailed explanations. If you have any good information, please upload it. I ...; viqptf Analog electronics

ATK-0.96' OLED module: ATK-0.96' OLED module complete set of information, including schematics and source code. I have tested and debugged it myself, and it can be called directly.#include "oled.h"#include "stdlib.h"#includ...; jiminhe Test/Measurement

[Project source code] Linux view and delete processes: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

Thanks for having you + the big prawns in the forum: As an electronic engineer, I have been dealing with computers, chips, and test instruments since I graduated, and it has been more than ten years. Looking back on the past, I have encountered confusio...; clockwise Talking

Design of real-time image test device based on LVDS technology: Design of real-time image test device based on LVDS technology...; 雷北城 FPGA/CPLD

Test丨You must first know your own isolation before you can measure the isolation level of others!: Whether it is a high-speed digital signal, a radio frequency signal or a digital-to-analog signal, engineers are very concerned about the isolation between signals and hope to obtain this indicator th...; yvonneGan PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components