EEWORLDEEWORLDEEWORLD

Part Number

Search

5V60014DVGI

Description
PLL Based Clock Driver, 5V Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 3 MM, ROHS COMPLIANT, MSOP-8
Categorylogic   
File Size178KB,8 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

5V60014DVGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5V60014DVGI - - View Buy Now

5V60014DVGI Overview

PLL Based Clock Driver, 5V Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 3 MM, ROHS COMPLIANT, MSOP-8

5V60014DVGI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeMSOP
package instruction3 MM, ROHS COMPLIANT, MSOP-8
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
series5V
Input adjustmentSTANDARD
JESD-30 codeS-PDSO-G8
JESD-609 codee3
length3 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.025 A
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP8,.19
Package shapeSQUARE
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3 mm
Base Number Matches1
DATASHEET
LOW PHASE NOISE ZERO DELAY BUFFER
Description
The IDT5V60014 is a high speed, high output drive, low
phase noise Zero Delay Buffer (ZDB) which integrates IDT’s
proprietary analog/digital Phase Locked Loop (PLL)
techniques. The IDT5V60014 is designed to operate at low
frequencies, with faster rise and fall times, and with lower
phase noise. The zero delay feature means that the rising
edge of the input clock aligns with the rising edges of both
outputs, giving the appearance of no delay through the
device. There are two outputs on the chip. The device has
internal feedback loop eliminating the complexity of external
feedback loop.
The chip is ideal for synchronizing outputs in a large variety
of systems, from personal computers to data
communications to video. The low phase noise
performance makes the device particularly suitable for
audio applications. By allowing off-chip feedback paths, the
IDT5V60014 can eliminate the delay through other devices.
IDT5V60014
Features
Packaged in 8-pin MSOP (Pb free)
Low phase noise zero delay buffer
Low skew outputs
Input clock frequency from 10 MHz to 38 MHz at 3.3 V
Phase noise of better than -100 dBc/Hz from 1 kHz to
1 MHz offset from carrier
Recover poor input clock duty cycle
Output clock duty cycle of 45/55 at 3.3 V
High drive strength
Full CMOS clock swings with 15 mA drive capability at
TTL levels
Advanced, low power CMOS process
3.3 V operating voltages
Industrial Temperature Range: -40 to +85° C
Block Diagram
ICLK
Phase
Detector,
Charge
pump, and
Loop Filter
VCO
Output
Buffer
CLK1
Output
Buffer
CLK2
Internal feedback
IDT™
LOW PHASE NOISE ZERO DELAY BUFFER
1
IDT5V60014
REV D 040609

5V60014DVGI Related Products

5V60014DVGI 5V60014DVGI8
Description PLL Based Clock Driver, 5V Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 3 MM, ROHS COMPLIANT, MSOP-8 PLL Based Clock Driver, 5V Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 3 MM, ROHS COMPLIANT, MSOP-8
Is it Rohs certified? conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code MSOP MSOP
package instruction 3 MM, ROHS COMPLIANT, MSOP-8 3 MM, ROHS COMPLIANT, MSOP-8
Contacts 8 8
Reach Compliance Code unknown unknown
ECCN code EAR99 EAR99
series 5V 5V
Input adjustment STANDARD STANDARD
JESD-30 code S-PDSO-G8 S-PDSO-G8
JESD-609 code e3 e3
length 3 mm 3 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
MaximumI(ol) 0.025 A 0.025 A
Humidity sensitivity level 3 3
Number of functions 1 1
Number of terminals 8 8
Actual output times 2 2
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP
Encapsulate equivalent code TSSOP8,.19 TSSOP8,.19
Package shape SQUARE SQUARE
Package form SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260
power supply 3.3 V 3.3 V
Certification status Not Qualified Not Qualified
Maximum seat height 1.1 mm 1.1 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 3 mm 3 mm
Base Number Matches 1 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号