DATASHEET
LOW PHASE NOISE ZERO DELAY BUFFER
Description
The IDT5V60014 is a high speed, high output drive, low
phase noise Zero Delay Buffer (ZDB) which integrates IDT’s
proprietary analog/digital Phase Locked Loop (PLL)
techniques. The IDT5V60014 is designed to operate at low
frequencies, with faster rise and fall times, and with lower
phase noise. The zero delay feature means that the rising
edge of the input clock aligns with the rising edges of both
outputs, giving the appearance of no delay through the
device. There are two outputs on the chip. The device has
internal feedback loop eliminating the complexity of external
feedback loop.
The chip is ideal for synchronizing outputs in a large variety
of systems, from personal computers to data
communications to video. The low phase noise
performance makes the device particularly suitable for
audio applications. By allowing off-chip feedback paths, the
IDT5V60014 can eliminate the delay through other devices.
IDT5V60014
Features
•
•
•
•
•
•
•
•
•
Packaged in 8-pin MSOP (Pb free)
Low phase noise zero delay buffer
Low skew outputs
Input clock frequency from 10 MHz to 38 MHz at 3.3 V
Phase noise of better than -100 dBc/Hz from 1 kHz to
1 MHz offset from carrier
Recover poor input clock duty cycle
Output clock duty cycle of 45/55 at 3.3 V
High drive strength
Full CMOS clock swings with 15 mA drive capability at
TTL levels
•
Advanced, low power CMOS process
•
3.3 V operating voltages
•
Industrial Temperature Range: -40 to +85° C
Block Diagram
ICLK
Phase
Detector,
Charge
pump, and
Loop Filter
VCO
Output
Buffer
CLK1
Output
Buffer
CLK2
Internal feedback
IDT™
LOW PHASE NOISE ZERO DELAY BUFFER
1
IDT5V60014
REV D 040609
IDT5V60014
LOW PHASE NOISE ZERO DELAY BUFFER
ZDB AND MULTIPLIER/DIVIDER
Pin Assignment
ICLK
VDD
GND
CLK2
4
5
1
8
NC
CLK1
VDD
GND
Pin Descriptions
Pin
Number
1
2
3
4
5
6
7
8
Pin
Name
ICLK
VDD
GND
CLK2
GND
VDD
CLK1
NC
Pin
Type
Input
Power
Power
Output
Power
Power
Output
-
Reference clock input.
Connect to +3.3 V.
Connect to ground.
Clock output.
Connect to ground.
Connect to +3.3 V.
Clock output.
No connect.
Pin Description
External Components
The IDT5V60014 requires a minimum number of external
components for proper operation.
A decoupling capacitor of 0.01µF must be connected
between VDD and GND on each side of the chip (between
pins 2 and 3, and between pins 6 and 5). They must be
connected close to the device to minimize lead inductance.
No external power supply filtering is required for this device.
A 33Ω terminating resistor can be used next to each output
pin.
IDT™
LOW PHASE NOISE ZERO DELAY BUFFER
2
IDT5V60014
REV D 040609
IDT5V60014
LOW PHASE NOISE ZERO DELAY BUFFER
ZDB AND MULTIPLIER/DIVIDER
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the IDT5V60014. These ratings, which
are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at
these or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
Item
Supply Voltage, VDD, referenced to GND
Inputs, referenced to GND
Clock Output, referenced to GND
Storage Temperature
Soldering Temperature, max of 10 seconds
Ambient Operating Temperature
7V
Rating
-0.5 V to VDD+0.5 V
-0.5 V to VDD+0.5 V
-65 to +150° C
260° C
-20 to +85° C
DC Electrical Characteristics
Unless stated otherwise,
VDD = 3.3 V,
Ambient Temperature -20 to +85° C
Parameter
Operating Supply Voltage
Input High Voltage
Input Low Voltage
Output High Voltage,
CMOS level
Output High Voltage
Output Low Voltage
IDD Operating Supply
Current
Short Circuit Current
Input Capacitance
Symbol
VDD
V
IH
V
IL
V
OH
V
OH
V
OL
Conditions
ICLK (pins 1)
ICLK (pins 1)
I
OH
= -4 mA
I
OH
= -25 mA
I
OL
= 25 mA
No load, 3.3 V
Min.
3
VDD/2+1
VDD-0.4
2.4
Typ.
VDD/2
VDD/2
Max.
3.6
VDD/2-1
Units
V
V
V
V
V
0.4
26
±100
5
V
mA
mA
pF
I
OS
C
IN
Each output
ICLK
IDT™
LOW PHASE NOISE ZERO DELAY BUFFER
3
IDT5V60014
REV D 040609
IDT5V60014
LOW PHASE NOISE ZERO DELAY BUFFER
ZDB AND MULTIPLIER/DIVIDER
AC Electrical Characteristics
Unless stated otherwise,
VDD = 3.3 V,
Ambient Temperature -20 to +85° C
Parameter
Input Frequency, Clock Input
Skew CLK2 with respect to CLK1
Input Clock to Output
Output Clock Rise Time, 3.3 V
Output Clock Fall Time, 3.3 V
Input Clock Duty Cycle, 3.3 V
Output Clock Duty Cycle, 3.3 V
Jitter (Cycle to Cycle) Note 3
Period Jitter (pk-pk), Note 3
Long Term Jitter (pk-pk), Note 3
Phase Noise, Relative to Carrier
3
Phase Noise, Relative to Carrier
3
Phase Noise, Relative to Carrier
4
Phase Noise, Relative to Carrier
4
Symbol
f
IN
Conditions
Note 2
Note 2
0.8 to 2.0 V, 15 pF load
2.0 to 0.8 V, 15 pF load
fin = 25 MHz
At VDD/2
Absolute
Min.
10
-300
-250
Typ.
50
300
0.45
0.55
Max. Units
38
300
750
MHz
ps
ps
ns
ns
70
%
%
ps
ps
ps
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
55
175
200
500
30
45
49 to 51
125
150
1 kHz offset
100 kHz offset
1 kHz offset
100 kHz offset
-125
-120
-120
-120
Notes:
1. Stresses beyond these can permanently damage the device.
2. Assumes clocks with the same rise time, measured from rising edges at VDD/2. Measured with 33Ω termination
resistors and 15 pF loads.
3. Measured with 12 MHz input clock.
4. Measured with 10 - 38 MHz input clock.
IDT™
LOW PHASE NOISE ZERO DELAY BUFFER
4
IDT5V60014
REV D 040609
IDT5V60014
LOW PHASE NOISE ZERO DELAY BUFFER
ZDB AND MULTIPLIER/DIVIDER
Thermal Characteristics
Parameter
Thermal Resistance Junction to
Ambient
Thermal Resistance Junction to Case
Symbol
θ
JA
θ
JC
Conditions
Still air
Min.
Typ.
95
48
Max. Units
°
C/W
°
C/W
Marking Diagram
8
5
14GI
YWW$
1
4
Notes:
1. Line 1: truncated part number, “G” for RoHS compliance, “I” for industrial temp range.
2. Line 2: YWW is the year and week that the part was assembled; “$” is the aseembly mark code.
3. Bottom marking: lot number and country of origin if not USA.
IDT™
LOW PHASE NOISE ZERO DELAY BUFFER
5
IDT5V60014
REV D 040609