591FC106M250DGR datasheet, PDF

591FC106M250DGR: DescriptionSINGLE FREQUENCY XO, OE PIN 1; CategoryPassive components; File Size416KB，16 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

591FC106M250DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	591FC106M250DGR	-	-	View	Buy Now

SINGLE FREQUENCY XO, OE PIN 1

Parameter Name	Attribute value
type	XO (Standard)
frequency	106.25MHz
Function	enable/disable
output	LVDS
Voltage - Power	2.5V
frequency stability	±20ppm
Absolute pulling range (APR)	-
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	100mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

error: 'Vec3b' was not declared in this scope: [size=14px]ubuntu 16.04 ros kinetic[/size] [size=14px]A program that receives camera signals. [/size] [size=14px]Error when compiling: 'Vec3b' was not declared in this scope[/size] [size=14px] [/size]...; ienglgge Embedded System

[Synopsys IP Resources] Fast, accurate, and ruthless, Verdi automatically solves debugging problems and unleashes chip productivity: Speaking of debugging, this may be an eternal topic that drives all developers crazy and cannot be avoided. I believe that every verification developer has a lot of debugging experiences to complain a...; arui1999 Integrated technical exchanges

[Official Announcement] The Chinese version of TI's "Power Supply Design Fundamentals" is now on the market, and myti users also have benefits!: [align=left][font=微软雅黑][size=3]I would like to recommend a book on power management, written by Robert Mammano, the godfather of TI Power power management. Currently, the Chinese version of the new bo...; eric_wang Analogue and Mixed Signal

Hello everyone, newcomer report: Hello everyone, newcomer report Hello everyone, newcomer report Hello everyone, newcomer report Hello everyone, newcomer report...; shayuxian Talking

A Brief Discussion on Synchronization of Multiple Asynchronous Clock Design: ...; 至芯科技FPGA大牛 FPGA/CPLD

Google deep learning plugin tensorflow: I was busy studying Zedboard some time ago, and I have been studying deep learning in Python these days. I have been using Google's tensorflow a lot recently, and the official Chinese tutorial is quit...; star_66666 MicroPython Open Source section

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components