C410C752F3G5TA datasheet, PDF - EEWORLD Datasheet

C410C752F3G5TA: DescriptionCAP CER 7500PF 25V C0G/NP0 AXIAL; CategoryPassive components; File Size3MB，15 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com; Environmental Compliance

Download Datasheet Parametric View All

C410C752F3G5TA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	C410C752F3G5TA	-	-	View	Buy Now

CAP CER 7500PF 25V C0G/NP0 AXIAL

Parameter Name	Attribute value
capacitance	7500pF
Tolerance	±1%
Voltage - Rated	25V
Temperature Coefficient	C0G，NP0
Operating temperature	-55°C ~ 125°C
characteristic	Low ESL type
grade	-
application	Universal
failure rate	-
Installation type	Through hole
Package/casing	Axial
size/dimensions	0.095" diameter x 0.170" length (2.41mm x 4.32mm)
Height - Installation (maximum)	-
Thickness (maximum)	-
lead spacing	-
Lead form	-

About the DSP rom and ram interval: [size=4][color=#454545][font=tahoma, helvetica, arial]In DSP, there are many places where you need to jump during program execution, so you need the target address of the jump. If you know the address...; fish001 DSP and ARM Processors

Implementing SoC Based on 8051 Microcontroller Using FPGA IP Platform: With the frequent product upgrades, it is equally important to seize the market opportunity and provide excellent performance. SoC has played an indispensable role in improving product competitiveness...; 1234 51mcu

What is the link for gift exchange?: [table] [tr][td]Gift exchange link: (Multiple links can be placed in new lines)[/td][/tr] [/table]When I am exchanging a gift, I need to fill in the gift exchange link. What is the gift exchange link?...; jiansheli2008 Suggestions & Announcements

Purgatory Legend-Synchronous Counter Optimization Battle: Purgatory Legend-Synchronous Counter Optimization Battle...; zxopenljx FPGA/CPLD

Digital frequency meter design: I want to design a frequency meter based on FPGA. There are programs for each module. They need to be created into a project file, which can be downloaded into fpga. If you can complete it, please pri...; 无名人 FPGA/CPLD

Audio Pre-Processing System Reference Design Using C5517: [i=s]This post was last edited by Jacktang on 2019-5-19 00:07[/i] [size=4]Audio Preprocessing System Reference Design Using C5517 Description This reference design uses multiple microphones, beamformi...; Jacktang DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components