0805J5000560KAR datasheet, PDF

0805J5000560KAR: DescriptionCAP CER 56PF 500V C0G/NP0 0805; CategoryPassive components; File Size3MB，9 Pages; ManufacturerKnowles; Websitehttp://www.knowles.com; Environmental Compliance

Download Datasheet Parametric View All

0805J5000560KAR Overview

CAP CER 56PF 500V C0G/NP0 0805

Parameter Name	Attribute value
capacitance	56pF
Tolerance	±10%
Voltage - Rated	500V
Temperature Coefficient	C0G，NP0（1B）
Operating temperature	-55°C ~ 125°C
characteristic	-
grade	AEC-Q200
application	Automotive grade
failure rate	-
Installation type	Surface mount, MLCC
Package/casing	0805 (2012 Metric)
size/dimensions	0.079" long x 0.049" wide (2.00mm x 1.25mm)
Height - Installation (maximum)	-
Thickness (maximum)	0.051"（1.30mm）
lead spacing	-
Lead form	-
notify	There is currently market demand for these product types, so lead times will change and extend. Lead times may vary.

Automotive Grade

Capacitors

AEC-Q200

Common power symbols and their meanings: Power symbols, are you still confused? Commonly used power symbols are attached! In circuit design, there are always various power symbols, which often confuse people. Today, the editor has sorted out...; 成都亿佰特 Switching Power Supply Study Group

EEWORLD University - Teach you how to learn LittleVGL: Teach you how to learn LittleVGL step by step : https://training.eeworld.com.cn/course/5682LittlevGL is a free and open source graphics library that provides everything you need to create embedded GUI...; 桂花蒸 MCU

Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug.pdf: Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...; 雷北城 FPGA/CPLD

5. Common Emitter Amplifier Circuit: 1. The structure of the triode, the relationship between the currents of each pole of the triode, the characteristic curve, and the amplification conditions. 2. The role of components, the purpose of ...; wang27349715 Analog electronics

CPLD technology and its application.pdf: CPLD technology and its application.pdf...; zxopenljx EE_FPGA Learning Park

FPGA Design and Implementation of HDLC Control Protocol.pdf: FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...; zxopenljx EE_FPGA Learning Park

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components