74LVC38D datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> 74LVC38D

Preview

74LVC38D: DescriptionIC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate; Categorylogic; File Size159KB，9 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

74LVC38D Overview

IC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate

74LVC38D Parametric

Parameter Name	Attribute value
Maker	NXP
package instruction	SOP,
Reach Compliance Code	unknown
Other features	IOL = 24MA @ VOL = 0.55V
series	LVC/LCX/Z
JESD-30 code	R-PDSO-G14
length	8.65 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	OPEN-DRAIN
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
propagation delay (tpd)	5 ns
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	3.9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

74LVC38D Related Products

	74LVC38D	74LVC38DB-T	74LVC38DB	74LVC38D-T	74LVC38PWDH	74LVC38PWDH-T	74LVC38PW-T	74LVC38PW
Description	IC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate	IC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate	IC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate	IC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate	IC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate	IC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate	IC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate	IC LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate
Maker	NXP	NXP	NXP	NXP	NXP	NXP	NXP	NXP
package instruction	SOP,	SSOP,	SSOP,	SOP,	TSSOP,	TSSOP,	TSSOP,	TSSOP,
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14
length	8.65 mm	6.2 mm	6.2 mm	8.65 mm	5 mm	5 mm	5 mm	5 mm
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE
Number of functions	4	4	4	4	4	4	4	4
Number of entries	2	2	2	2	2	2	2	2
Number of terminals	14	14	14	14	14	14	14	14
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SSOP	SSOP	SOP	TSSOP	TSSOP	TSSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.75 mm	2 mm	2 mm	1.75 mm	1.1 mm	1.1 mm	1.1 mm	1.1 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	0.65 mm	0.65 mm	1.27 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	3.9 mm	5.3 mm	5.3 mm	3.9 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	-	-	50 pF	50 pF
propagation delay (tpd)	5 ns	5 ns	5 ns	5 ns	-	-	5 ns	5 ns
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	-	-	3.3 V	3.3 V

Recommended Resources

Basic timing circuit composed of 555

Dimming desk lamp circuit 2

50W offline switching power supply circuit

TTL crystal calibrator circuit diagram

555 multi-channel temperature test circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components