MS27497V22B35SD(LC) datasheet, PDF

Datasheet> All Categories > The connector> MS27497V22B35SD(LC)

MS27497V22B35SD(LC): DescriptionCircular MIL Spec Connector RECEPT; CategoryThe connector; File Size116KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

MS27497V22B35SD(LC) Overview

Circular MIL Spec Connector RECEPT

MS27497V22B35SD(LC) Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Amphenol
Product Category	Circular MIL Spec Connector

Preview

Download Datasheet

View All

JTPQ00R (MS27497) Series II – Crimp

Wall Mounting Receptacle

(Back Panel Mounting)

Amphenol

Aerospace

Part number reference. To complete,

see how to order pages 62-66.

Shell

Style

Service

Class

Shell Size

& Insert Arrg

Contact Alternate

Type

Position

Special

Variations

PART #

Connector

Type

38999

JTPQ/JTPSQ

Shell

Size

Finish

22-2

Insert

Arrg

Contact Style

(P or S)

(XXX)

Military

Number

Service

Class

Alternate

Position

MS27497

III

Dualok

SJT

ccessories

quacon

erm/Seal

pCB

R (TP)

HigH

Speed

Fiber

Optics

Contacts

Cables

(TP)

Connectors

eMi Filter

Transient

* JTPQ00RT-XX-XXX(MS27497T)

** JTPSQ00RT-XX-XXX

* JTPQ00RE-XX-XXX (MS27497E)

(4 HOLES)

Matrix 2

Matrix|pyle

pyle

26482

83723 iii

26500

* JTPQ00RP-XX-XXX(MS27497P)

.005 DIA

*JTPQ00RE-XX-XXX (SR)

Crimp Rear

Release

Matrix

5015

* Standard Junior Tri-Lock

** High temperature version

F Dia.

+.010

–.025

.125

.188

.312

.375

.500

.625

.750

.800

+.001

–.005

.473

.590

.750

.875

1.000

1.125

1.250

1.375

1.500

P Max.

Panel

Thick-

ness

.142

V Thread

UNEF Class

2A (Plated)

.4375-28

.5625-24

.6875-24

.8125-20

.9375-20

1.0625-18

1.1875-18

1.3125-18

1.4375-18

Dia.

±.005

.516

.633

.802

.927

1.052

1.177

1.302

1.427

1.552

Dia.

Max.

.625

.750

.875

1.000

1.125

1.250

1.375

1.500

1.625

Dia.

Max.

.578

.703

.828

.953

1.078

1.203

1.328

1.453

1.578

SS Dia.

+.000

–.016

.563

.680

.859

.984

1.108

1.233

1.358

1.483

1.610

22992

Class L

Shell

Size

F Dia.

±.010

Max.

1.140

1.375

1.516

1.500

Max.

R (TP)

.594

.719

.812

.906

.969

1.062

1.156

1.250

1.375

±.016

.812

.938

1.031

1.125

1.219

1.312

1.438

1.562

1.688

±.005

.120

.147

Max.

.781

.844

.969

1.094

1.154

1.406

1.594

1.688

.444

.558

.683

.808

.909

1.034

1.159

1.284

1.409

.468

.540

Back-

Shells

Options

Others

All dimensions for reference only.

Contact Amphenol Aerospace for more information at 800-678-0141 • www.amphenol-aerospace.com

Recommended Resources

Structure and working principle of brushless motor windingb

High performance DC power amplifier drive circuit AP500A-01

Based on LM117 variable voltage regulator

Invisible infrared pulse laser gun circuit diagram

Universal inverter deceleration braking circuit

Level converter composed of IC

Process review is becoming increasingly difficult. How can we cut the Gordian knot?: On-site craftsmanship is the backbone of the product manufacturing process of PCBA factories. On-site craftsmen must identify product manufacturing difficulties in advance, prevent and control various...; vayo123 PCB Design

Please tell me, what is the function of this resistor and capacitor in the common-mode amplifier circuit?: Are C_1 and R_3 used for filtering? How to calculate their values?...; littleshrimp Analog electronics

FAQ_How to test Mesh low power nodes: Author: Lucien KUANG, ST engineerClick to download the pdf document to view:Keywords: BlueNRG-1, BlueNRG-2, Mesh, low power consumptionQuestion: After getting our boards, many friends want to know whe...; nmg ST - Low Power RF

How to Suppress Zero Drift in Direct-Coupled Amplifier Circuits: 0 Introduction Direct coupling is the simplest way to connect stages. It is to directly connect the input of the latter stage with the output of the previous stage. The coupling method in which the ou...; led2015 Power technology

FPGA Implementation of Digital Signal Processing.pdf: FPGA Implementation of Digital Signal Processing.pdf...; zxopenljx EE_FPGA Learning Park

Phase-Locked Loop (PLL) Basics: Phase-Locked Loop (PLL) Basics A phase-locked loop is a feedback system in which a voltage-controlled oscillator (VCO) and a phase comparator are connected so that the oscillator can maintain a consta...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components