EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

74VHC175M

Description
AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.150 INCH, MS-012AC, SOIC-16
Categorylogic   
File Size937KB,10 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Environmental Compliance  
Download Datasheet Parametric Compare View All

74VHC175M Online Shopping

Suppliers Part Number Price MOQ In stock  
74VHC175M - - View Buy Now

74VHC175M Overview

AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.150 INCH, MS-012AC, SOIC-16

74VHC175M Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerRochester Electronics
Parts packaging codeSOIC
package instructionSOP,
Contacts16
Reach Compliance Codeunknown
Is SamacsysN
seriesAHC/VHC
JESD-30 codeR-PDSO-G16
JESD-609 codee3
length9.9 mm
Logic integrated circuit typeD FLIP-FLOP
Humidity sensitivity level1
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)17 ns
Certification statusCOMMERCIAL
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
Trigger typePOSITIVE EDGE
width3.9 mm
minfmax125 MHz
Base Number Matches1

74VHC175M Related Products

74VHC175M 74VHC175MTCX 74VHC175SJX 74VHC175MX 74VHC175SJ
Description AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.150 INCH, MS-012AC, SOIC-16 AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 4.40 MM, MO-153AB, TSSOP-16 AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 5.30 MM, EIAJ TYPE2, SOP-16 AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.150 INCH, MS-012AC, SOIC-16 AHC/VHC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 5.30 MM, EIAJ TYPE2, SOP-16
Is it lead-free? Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to
Maker Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics
Parts packaging code SOIC TSSOP SOIC SOIC SOIC
package instruction SOP, TSSOP, SOP, SOP, SOP,
Contacts 16 16 16 16 16
Reach Compliance Code unknown unknown unknown unknown unknown
series AHC/VHC AHC/VHC AHC/VHC AHC/VHC AHC/VHC
JESD-30 code R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16
JESD-609 code e3 e4 e3 e3 e3
length 9.9 mm 5 mm 10.2 mm 9.9 mm 10.2 mm
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
Humidity sensitivity level 1 1 1 1 1
Number of digits 4 4 4 4 4
Number of functions 1 1 1 1 1
Number of terminals 16 16 16 16 16
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP TSSOP SOP SOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260 260 260 260
propagation delay (tpd) 17 ns 17 ns 17 ns 17 ns 17 ns
Certification status COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Maximum seat height 1.75 mm 1.1 mm 2.1 mm 1.75 mm 2.1 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface MATTE TIN NICKEL PALLADIUM GOLD MATTE TIN MATTE TIN MATTE TIN
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 0.65 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 30 30 30
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 3.9 mm 4.4 mm 5.3 mm 3.9 mm 5.3 mm
minfmax 125 MHz 125 MHz 125 MHz 125 MHz 125 MHz
Base Number Matches 1 1 1 1 1
Super detailed teaching you how to use HFSS to design and simulate inverted F antenna 1
Inverted F Antenna Introduction The inverted-F antenna (IFA) is a deformation structure of the monopole antenna, which has the advantages of small size, simple structure, easy matching and low manufac...
btty038 RF/Wirelessly
How to implement the function?
In the past two weeks, I have been thinking about how to implement the functions I originally designed. The first function : The bone vibration sensor LIS25BA is used to detect the direction and dista...
poponianhua ST MEMS Sensor Creative Design Competition
Configuration and use of TMS320F28379D SCID SCIB
TI's official routines only give the configuration of SCIA and not the configuration methods of other SCIs. In fact, the configurations of these are the same. The following takes the configuration of ...
灞波儿奔 DSP and ARM Processors
40 Practical Knowledge Summary of Analog Circuits
1 In electrical interface design, reflection attenuation usually deteriorates at high frequencies because lossy transmission line reflections are frequency-dependent. In this case, it is extremely imp...
lhx694845003 Analog electronics
Research on the application of white light LED driving based on electric field induced power amplifier
Experimental name: Preparation and application of white light LED structured coating based on electric field induction Research direction: Experimental research on the preparation process of electric ...
aigtek01 Analog electronics
About DSP clock and PLL issues
1. Clock input problem Clock input: There are many clock options for the 280x series DSP, including: Crystal input through X1 and X2: CLKIN needs to be connected to the reference ground, otherwise it ...
Jacktang DSP and ARM Processors

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号