EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

EP4SE530F43I3

Description
FPGA - Field Programmable Gate Array FPGA - Stratix IV E 21248 LABs 976 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size493KB,22 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric View All

EP4SE530F43I3 Online Shopping

Suppliers Part Number Price MOQ In stock  
EP4SE530F43I3 - - View Buy Now

EP4SE530F43I3 Overview

FPGA - Field Programmable Gate Array FPGA - Stratix IV E 21248 LABs 976 IOs

EP4SE530F43I3 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIntel
package instructionFBGA-1760
Reach Compliance Codecompliant
ECCN code3A001.A.7.A
maximum clock frequency717 MHz
JESD-30 codeS-PBGA-B1760
JESD-609 codee0
length42.5 mm
Configurable number of logic blocks212480
Number of entries976
Number of logical units531200
Output times976
Number of terminals1760
organize212480 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1760,42X42,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)220
power supply0.9,1.2/3,1.5,2.5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height3.7 mm
Maximum supply voltage0.93 V
Minimum supply voltage0.87 V
Nominal supply voltage0.9 V
surface mountYES
technologyCMOS
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width42.5 mm

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号