EEWORLDEEWORLDEEWORLD

Part Number

Search

MC74VHC74DR2G

Description
Flip Flops 2-5.5V CMOS Dual D-Type w/Set Reset
Categorylogic    logic   
File Size143KB,8 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Environmental Compliance
Download Datasheet Parametric Compare View All

MC74VHC74DR2G Online Shopping

Suppliers Part Number Price MOQ In stock  
MC74VHC74DR2G - - View Buy Now

MC74VHC74DR2G Overview

Flip Flops 2-5.5V CMOS Dual D-Type w/Set Reset

MC74VHC74DR2G Parametric

Parameter NameAttribute value
Brand NameON Semiconductor
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerON Semiconductor
Parts packaging codeSOIC
package instructionSOP, SOP14,.25
Contacts14
Manufacturer packaging code751A-03
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time1 week
seriesAHC/VHC
JESD-30 codeR-PDSO-G14
JESD-609 codee3
length8.65 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Maximum Frequency@Nom-Sup75000000 Hz
MaximumI(ol)0.008 A
Humidity sensitivity level1
Number of digits1
Number of functions2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP14,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTR
Peak Reflow Temperature (Celsius)260
power supply2/5.5 V
Prop。Delay @ Nom-Sup10.5 ns
propagation delay (tpd)17.5 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
Trigger typePOSITIVE EDGE
width3.9 mm
minfmax110 MHz
Base Number Matches1
MC74VHC74
Dual D-Type Flip-Flop
with Set and Reset
The MC74VHC74 is an advanced high speed CMOS D−type
flip−flop fabricated with silicon gate CMOS technology. It achieves
high speed operation similar to equivalent Bipolar Schottky TTL
while maintaining CMOS low power dissipation.
The signal level applied to the D input is transferred to Q output
during the positive going transition of the Clock pulse.
Reset (RD) and Set (SD) are independent of the Clock (CP) and are
accomplished by setting the appropriate input Low.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V
systems to 3.0 V systems.
Features
http://onsemi.com
MARKING
DIAGRAMS
14
14
1
SOIC−14
D SUFFIX
CASE 751A
1
14
TSSOP−14
DT SUFFIX
CASE 948G
1
14
SOEIAJ−14
M SUFFIX
CASE 965
1
VHC74
ALYWG
VHC
74
ALYWG
G
VHC74G
AWLYWW
High Speed: f
max
= 170MHz (Typ) at V
CC
= 5V
Low Power Dissipation: I
CC
= 2mA (Max) at T
A
= 25°C
High Noise Immunity: V
NIH
= V
NIL
= 28% V
CC
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Designed for 2.0 V to 5.5 V Operating Range
Low Noise: V
OLP
= 0.8 V (Max)
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300 mA
ESD Performance:
Human Body Model > 2000 V;
Machine Model > 200 V
Chip Complexity: 128 FETs or 32 Equivalent Gates
These Devices are Pb−Free and are RoHS Compliant
1
1
A
= Assembly Location
WL, L = Wafer Lot
Y, YY = Year
WW, W = Work Week
G or
G
= Pb−Free Package
(Note: Microdot may be in either location)
FUNCTION TABLE
RD1
D1
CP1
SD1
1
2
3
4
5
6
RD2
Q1
Q1
D2
CP2
SD2
13
SD
12
11
10
9
8
Q2
Q2
L
H
L
H
H
H
H
H
Inputs
RD
H
L
L
H
H
H
H
H
CP
X
X
X
D
X
X
X
H
L
X
X
X
Outputs
Q
Q
H
L
L
H
H*
H*
H
L
L
H
No Change
No Change
No Change
L
H
Figure 1. LOGIC DIAGRAM
*Both outputs will remain high as long as Set and Re-
set are low, but the output states are unpredictable
if Set and Reset go high simultaneously.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
©
Semiconductor Components Industries, LLC, 2011
May, 2011
Rev. 8
1
Publication Order Number:
MC74VHC74/D

MC74VHC74DR2G Related Products

MC74VHC74DR2G MC74VHC74DTR2G NLV74VHC74DTR2G
Description Flip Flops 2-5.5V CMOS Dual D-Type w/Set Reset Flip Flops 2-5.5V CMOS Dual D-Type w/Set Reset Trigger LOG CMOS D FLIP FLOP
series AHC/VHC AHC/VHC MC74VHC74
Maximum operating temperature 85 °C 85 °C + 125 C
Minimum operating temperature -40 °C -40 °C - 55 C
Brand Name ON Semiconductor ON Semiconductor -
Is it lead-free? Lead free Lead free -
Maker ON Semiconductor - ON Semiconductor
Parts packaging code SOIC TSSOP -
package instruction SOP, SOP14,.25 TSSOP, TSSOP14,.25 -
Contacts 14 14 -
Manufacturer packaging code 751A-03 948G-01 -
Reach Compliance Code compliant compliant -
Factory Lead Time 1 week 1 week -
JESD-30 code R-PDSO-G14 R-PDSO-G14 -
JESD-609 code e3 e4 -
length 8.65 mm 5 mm -
Load capacitance (CL) 50 pF 50 pF -
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP -
Maximum Frequency@Nom-Sup 75000000 Hz 75000000 Hz -
MaximumI(ol) 0.008 A 0.008 A -
Humidity sensitivity level 1 1 -
Number of digits 1 1 -
Number of functions 2 2 -
Number of terminals 14 14 -
Output polarity COMPLEMENTARY COMPLEMENTARY -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code SOP TSSOP -
Encapsulate equivalent code SOP14,.25 TSSOP14,.25 -
Package shape RECTANGULAR RECTANGULAR -
Package form SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH -
method of packing TR TR -
Peak Reflow Temperature (Celsius) 260 260 -
power supply 2/5.5 V 2/5.5 V -
Prop。Delay @ Nom-Sup 10.5 ns 10.5 ns -
propagation delay (tpd) 17.5 ns 17.5 ns -
Certification status Not Qualified Not Qualified -
Maximum seat height 1.75 mm 1.2 mm -
Maximum supply voltage (Vsup) 5.5 V 5.5 V -
Minimum supply voltage (Vsup) 2 V 2 V -
Nominal supply voltage (Vsup) 3.3 V 3.3 V -
surface mount YES YES -
technology CMOS CMOS -
Temperature level INDUSTRIAL INDUSTRIAL -
Terminal surface Tin (Sn) Nickel/Palladium/Gold (Ni/Pd/Au) -
Terminal form GULL WING GULL WING -
Terminal pitch 1.27 mm 0.65 mm -
Terminal location DUAL DUAL -
Maximum time at peak reflow temperature 40 40 -
Trigger type POSITIVE EDGE POSITIVE EDGE -
width 3.9 mm 4.4 mm -
minfmax 110 MHz 110 MHz -
Base Number Matches 1 1 -
Winter vacation is almost over
Everyone, the winter vacation is about to end, and we all have to go back to work and school, but this is also the beginning of a new year....
白家瑞 Talking
Diode limiter circuit
Diode limiter circuit We often see combination circuits of diodes. These five circuits may not have practical significance, but they can be analyzed! What are the output voltage ranges of OUT1-OUT5? (...
QWE4562009 Discrete Device
IC industry talent bottleneck
The biggest barrier to the growth of China's chip design industry in its "weak crown" period is still talent. "The backwardness of China's IC design industry is ultimately due to the backwardness of t...
cfi FPGA/CPLD
Can I put port p0 in an array?
I want to ask if it is possible to put a group of io ports, such as port p0, in an array. It would be more convenient to use for to write a flow light. If so, how should I define the array?...
cheepy 51mcu
Principles of echo cancellation and noise suppression
[size=5][color=#8b0000]In instant messaging applications, real-time voice communication between two or more parties is required. In situations with higher requirements, external speakers are usually u...
Jacktang Analogue and Mixed Signal
Several minor issues in DSP debugging process
1. Pay attention to the address allocation and make sure there is enough space.2. In RAM, an error occurs:C28xx: Trouble Setting Breakpoint with the Action "Finish Auto Run" at 0x223db3: (Error -1066 ...
Jacktang DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号