Data Sheet, Rev. 1.2, May 2009
TLE7279-2
Low Dropout Voltage Regulator
Automotive Power
Low Dropout Voltage Regulator
TLE7279-2GV50
1
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Overview
Output voltage 5 V, 3.3 V or 2.6 V
Output voltage tolerance
±2%
Output current up to 180 mA
Ultra low quiescent current consumption < 36
µA
Enable function
Very low dropout voltage
Reset with adjustable power-on delay
Input Voltage Sense (Early Warning)
Output protected against short circuit
Wide operation range: up to 45 V
Wide temperature range: -40
°C
to 150
°C
Overtemperature protection
Overload protection
Green Product (RoHS compliant)
AEC Qualified
PG-DSO-14
PG-SSOP-14 Exposed Pad
Description
The TLE7279-2 is a monolithic integrated voltage regulator with early warning and reset dedicated for
microcontroller supplies under harsh automotive environment conditions.
Due to its ultra low quiescent current the TLE7279-2 is perfectly suited for applications permanently connected to
battery. In addition the regulator can be shut down via the Enable input causing the current consumption to drop
below 3
µA.
The TLE7279-2 is equipped with an output current limitation and an overtemperature shutdown
protecting the device against overload, short circuit and overtemperature. It operates in the wide junction
temperature range from -40
°C
to 150
°C.
Type
TLE7279-2GV50
TLE7279-2GV33
TLE7279-2GV26
TLE7279-2EV50
Data Sheet
Package
PG-DSO-14
PG-DSO-14
PG-DSO-14
PG-SSOP-14 Exposed Pad
2
Marking
TLE7279-2GV50
TLE7279-2GV33
TLE7279-2GV26
7279 V50
Rev. 1.2, 2008-05-08
TLE7279-2
Pin Configuration
2
2.1
Pin Configuration
Pin Assignment (PG-DSO-14)
RO
GND
GND
GND
GND
RM
SO
1
2
3
4
5
6
7
14
13
12
11
10
9
8
EN
I
GND
GND
GND
Q
SI
AEP02113_7279
Figure 1
Pin Configuration
2.2
Pin
1
Pin Definitions and Functions (PG-DSO-14)
Symbol
RO
Function
Reset Output
TLE7279-2GV33, TLE7279-2GV26: open drain output;
TLE7279-2GV50: integrated 20 kΩ pull-up resistor;
leave open if Reset is not needed
Ground
connect pin 2 and 3 to GND;
connect pin 4-5, 10-12 to PCB heat sink area with GND potential
Sense Input
connect to Q if not needed
Reset Mode
power-on reset delay time selection: set to LOW for fast timing, to HIGH for slow
timing;
see reset timing definitions in
“Electrical Characteristics” on Page 10;
connect to Q or GND
Sense Output
TLE7279-2GV33, TLE7279-2GV26: open-drain output;
TLE7279-2GV50: integrated 20 kΩ pull-up resistor;
keep open, if sense comparator not needed
Output Voltage
block to GND with a ceramic capacitor close to the IC terminals, respecting the
values given for its capacitance and ESR in
“Functional Range” on Page 7
Input Voltage
block to ground directly at the IC with a 100 nF ceramic capacitor
Enable Input
low level disables the IC;
integrated pull-down resistor to GND
3
Rev. 1.2, 2008-05-08
2-5,
10-12
8
6
GND
SI
RM
7
SO
9
Q
13
14
I
EN
Data Sheet
TLE7279-2
Pin Configuration
2.3
Pin Assignment (PG-SSOP-14 Exposed Pad)
Figure 2
Pin Configuration
2.4
Pin
1
Pin Definitions and Functions (PG-SSOP-14 Exposed Pad)
Symbol
RO
Function
Reset Output
integrated 20 kΩ pull-up resistor;
leave open if Reset is not needed
Ground
connect pin 2 and 5 to GND
not connected
leave open or connect to GND
Reset Mode
power-on reset delay time selection: set to LOW for fast timing, to HIGH for slow
timing;
see reset timing definitions in
“Electrical Characteristics” on Page 10;
connect to Q or GND
Sense Output
integrated 20 kΩ pull-up resistor;
keep open, if sense comparator not needed
Sense Input
connect to Q if not needed
Output Voltage
block to GND with a ceramic capacitor close to the IC terminals, respecting the
values given for its capacitance and ESR in
“Functional Range” on Page 7
Input Voltage
block to ground directly at the IC with a 100 nF ceramic capacitor
Enable Input
low level disables the IC;
integrated pull-down resistor to GND
Exposed Pad
connect to heatsink area;
connect to GND on PCB
2, 5
GND
3, 4, 10, 11, 12 n.c.
6
RM
7
SO
8
9
SI
Q
13
14
I
EN
Pad
–
Data Sheet
4
Rev. 1.2, 2008-05-08
TLE7279-2
Block Diagram
3
Block Diagram
I
TLE7279-2
Q
Overtemperature
shutdown
RO
Bandgap
Reference
1
Reset
Generator
Charge
Pump
RM
SO
EN
SI
GND
Enable
Figure 3
Block Diagram
Data Sheet
5
Rev. 1.2, 2008-05-08