CY2077FZXI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> CY2077FZXI

CY2077FZXI: DescriptionPhase Locked Loops - PLL EPROM Prog Single PLL Clock Gen; CategoryThe embedded processor and controller Microcontrollers and processors; File Size226KB，20 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric Compare View All

CY2077FZXI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CY2077FZXI	-	-	View	Buy Now

CY2077FZXI Overview

Phase Locked Loops - PLL EPROM Prog Single PLL Clock Gen

CY2077FZXI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Cypress Semiconductor
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP8,.25
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	1 week
Other features	ALSO REQUIRES 3.3V SUPPLY
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	4.4 mm
Humidity sensitivity level	3
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	133 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3.3/5 V
Master clock/crystal nominal frequency	75 MHz
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum slew rate	45 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	3 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	20
width	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

CY2077FZXI Related Products

	CY2077FZXI	CY2077FZZ	CY2077FSXC	CY2077FZXIT
Description	Phase Locked Loops - PLL EPROM Prog Single PLL Clock Gen	Phase Locked Loops - PLL 1-PLL Clk Syn COM	Phase Locked Loops - PLL 1-PLL Clk Syn COM	Phase Locked Loops - PLL EPROM Prog Single PLL Clock Gen
Is it Rohs certified?	conform to	conform to	conform to	conform to
Maker	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor
Parts packaging code	TSSOP	SOIC	SOIC	SOIC
package instruction	TSSOP, TSSOP8,.25	TSSOP, TSSOP8,.25	SOP, SOP8,.25	TSSOP, TSSOP8,.25
Contacts	8	8	8	8
Reach Compliance Code	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
Other features	ALSO REQUIRES 3.3V SUPPLY	ALSO OPERATES AT 3.3V SUPPLY AT 100 MHZ	ALSO OPERATES AT 3.3V SUPPLY AT 100 MHZ	ALSO REQUIRES 3.3V SUPPLY
JESD-30 code	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8
JESD-609 code	e3	e3	e3	e3
length	4.4 mm	4.4 mm	4.889 mm	4.4 mm
Humidity sensitivity level	3	3	3	3
Number of terminals	8	8	8	8
Maximum operating temperature	85 °C	70 °C	70 °C	85 °C
Maximum output clock frequency	133 MHz	133 MHz	133 MHz	133 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	SOP	TSSOP
Encapsulate equivalent code	TSSOP8,.25	TSSOP8,.25	SOP8,.25	TSSOP8,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	260	260	260
power supply	3.3/5 V	3.3/5 V	3.3/5 V	3.3/5 V
Master clock/crystal nominal frequency	75 MHz	75 MHz	75 MHz	75 MHz
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.1 mm	1.1 mm	1.727 mm	1.1 mm
Maximum slew rate	45 mA	45 mA	45 mA	45 mA
Maximum supply voltage	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	3 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	1.27 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	20	20	30	20
width	3 mm	3 mm	3.8985 mm	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER
Factory Lead Time	1 week	1 week	1 week	-

Recommended Resources

Resistance measurement circuit schematic diagram

Commonly used non-sinusoidal oscillator circuits, waveforms and frequency calculation formulas-sawtooth wave oscillator-using intermittent oscillators

One of the dog barking simulator circuits

Cable television adds receiving channel circuit

STK0080II power amplifier circuit diagram

High precision 6 to 60 second timer circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components