JANTXV1N4100D/TR datasheet, PDF

JANTXV1N4100D/TR: DescriptionZener Diode, 7.5V V(Z), 1%, 0.48W, Silicon, Unidirectional, DO-204AH, HERMETIC SEALED, GLASS, DO-35, 2 PIN; CategoryDiscrete semiconductor diode; File Size192KB，3 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

JANTXV1N4100D/TR Overview

Zener Diode, 7.5V V(Z), 1%, 0.48W, Silicon, Unidirectional, DO-204AH, HERMETIC SEALED, GLASS, DO-35, 2 PIN

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DO-35
package instruction	O-LALF-W2
Contacts	2
Reach Compliance Code	compli
ECCN code	EAR99
Shell connection	ISOLATED
Configuration	SINGLE
Diode component materials	SILICON
Diode type	ZENER DIODE
JEDEC-95 code	DO-204AH
JESD-30 code	O-LALF-W2
JESD-609 code	e0
Number of components	1
Number of terminals	2
Maximum operating temperature	175 °C
Minimum operating temperature	-65 °C
Package body material	GLASS
Package shape	ROUND
Package form	LONG FORM
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
polarity	UNIDIRECTIONAL
Maximum power dissipation	0.48 W
Certification status	Not Qualified
Guideline	MIL
Nominal reference voltage	7.5 V
surface mount	NO
technology	ZENER
Terminal surface	TIN LEAD
Terminal form	WIRE
Terminal location	AXIAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum voltage tolerance	1%
Working test current	0.25 mA
Base Number Matches	1

Ask for help: Hi, everyone, please help me solve a problem: Is there a switch IC with multiple CVBS signal inputs and single CVBS signal output? It is a multi-input single-output multiple-select IC. I need 5 inputs...; 米斯特Liu PCB Design

TI uses Magma's EDA to develop 65nm wireless chips: Magma Design Automation Inc. of the United States recently announced that Texas Instruments used Magma's automatic layout design EDA tool "Blast Fusion" in the design of wireless communication chips t...; fighting FPGA/CPLD

[RVB2601 Creative Application Development] Short recording, playback and printing of recording data: [i=s]This post was last edited by onoff on 2022-6-4 18:01[/i]Refer to the examples on the official website, the SDK examples, and ch2601_ft_demo.I transplanted ft.c to my own project. The c file and s...; onoff XuanTie RISC-V Activity Zone

When the carrier data reaches the receiving end, how does the receiving end identify this information?: I would like to ask: For the signals composed of multiple identical waveforms as shown in 1, 2, and 3 in the following figure, when the carrier data reaches the receiving end, how does the receiving e...; 深圳小花 MCU

SparkRoad Review (7) - FPGA Serial Port Test: Anlu's development board is equipped with a USB2UART module, which is connected to the USB-to-serial port through the microcontroller on the board. It is not possible to open the built-in routine 6_ua...; bigbat Domestic Chip Exchange

Disable AD auto-start JLink: After reinstalling AD, JLink suddenly stopped working. I found that JLink was automatically started when running AD.Just uncheck these two....; LinQian_Sun Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components