EEWORLDEEWORLDEEWORLD

Part Number

Search

EP1K50TI144-2

Description
FPGA - Field Programmable Gate Array FPGA - ACEX 1K 360 LABs 102 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size1MB,86 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric View All

EP1K50TI144-2 Online Shopping

Suppliers Part Number Price MOQ In stock  
EP1K50TI144-2 - - View Buy Now

EP1K50TI144-2 Overview

FPGA - Field Programmable Gate Array FPGA - ACEX 1K 360 LABs 102 IOs

EP1K50TI144-2 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIntel
package instructionTQFP-144
Reach Compliance Codecompliant
ECCN code3A991
Is SamacsysN
maximum clock frequency37.5 MHz
JESD-30 codeS-PQFP-G144
JESD-609 codee0
length20 mm
Humidity sensitivity level3
Number of I/O lines102
Number of entries102
Number of logical units2880
Output times102
Number of terminals144
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize102 I/O
Output functionMIXED
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP144,.87SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)220
power supply2.5,2.5/3.3 V
Programmable logic typeLOADABLE PLD
propagation delay0.4 ns
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width20 mm
Base Number Matches1
ACEX 1K
®
Programmable Logic Device Family
Data Sheet
May 2003, ver. 3.4
Features...
Programmable logic devices (PLDs), providing low cost
system-on-a-programmable-chip (SOPC) integration in a single
device
Enhanced embedded array for implementing megafunctions
such as efficient memory and specialized logic functions
Dual-port capability with up to 16-bit width per embedded array
block (EAB)
Logic array for general logic functions
High density
10,000 to 100,000 typical gates (see
Table 1)
Up to 49,152 RAM bits (4,096 bits per EAB, all of which can be
used without reducing logic capacity)
Cost-efficient programmable architecture for high-volume
applications
Cost-optimized process
Low cost solution for high-performance communications
applications
System-level features
MultiVolt
TM
I/O pins can drive or be driven by 2.5-V, 3.3-V, or
5.0-V devices
Low power consumption
Bidirectional I/O performance (setup time [t
SU
] and clock-to-
output delay [t
CO
]) up to 250 MHz
Fully compliant with the peripheral component interconnect
Special Interest Group (PCI SIG)
PCI Local Bus Specification,
Revision 2.2
for 3.3-V operation at 33 MHz or 66 MHz
Extended temperature range
13
Tools
Table 1. ACEX
TM
1K Device Features
Feature
Typical gates
Maximum system gates
Logic elements (LEs)
EABs
Total RAM bits
Maximum user I/O pins
EP1K10
10,000
56,000
576
3
12,288
136
EP1K30
30,000
119,000
1,728
6
24,576
171
EP1K50
50,000
199,000
2,880
10
40,960
249
EP1K100
100,000
257,000
4,992
12
49,152
333
Altera Corporation
DS-ACEX-3.4
1
EEWORLD University Hall----Introduction to Digital Power Supply
Introduction to Digital Power Supply : https://training.eeworld.com.cn/course/4942...
wanglan123 Analog electronics
SPI interrupt and Main usage issues
I would like to ask, if the SPI Write function is permanently used in main, and the interrupt also has the SPI Write function, if Main and the interrupt are reused to SPI Write, what will happen to SP...
news9801 stm32/stm8
Industrial Communication Issues with the AMIC110 SoC
[align=left][color=rgb(85, 85, 85)][size=3] As a communications processor, the [color=#aa6666]AMIC110[/color] SoC offers a flexible alternative to static solutions. One advantage is that the software ...
灞波儿奔 DSP and ARM Processors
Analysis Example: A Zener Diode Regulator Circuit
OBJECTIVEA regulator is a circuit that maintains a constant output voltage across a load regardless of load current. For example, the load could be a microcontroller system that requires the supply vo...
Jacktang Analogue and Mixed Signal
Comparison of CC2540 and nRF51822 application development
[size=4] I looked at the application development in the nRF51822 SDK, and it is quite different from TI. [/size] [size=4] The development framework of TI CC2540 is quite complete, and this software fr...
Aguilera Wireless Connectivity
[Evaluation of Anxinke Bluetooth Development Board PB-02-Kit] Light up the LED
Since the Anxinke Bluetooth development board is a development board for Bluetooth applications, the onboard peripheral resources are relatively few, only two categories, namely: one is RGB_LED, and t...
jinglixixi RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号