KK74LS164N datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> KK74LS164N

KK74LS164N: Description8-Bit Serial-Input/Parallel-Output Shift Register; Categorylogic logic; File Size216KB，5 Pages; ManufacturerKODENSHI; Websitehttp://www.kodenshi.co.jp

Download Datasheet Parametric View All

KK74LS164N Overview

8-Bit Serial-Input/Parallel-Output Shift Register

KK74LS164N Parametric

Parameter Name	Attribute value
Maker	KODENSHI
Reach Compliance Code	unknown
JESD-30 code	R-PDIP-T14
Maximum Frequency@Nom-Sup	25000000 Hz
Number of digits	8
Number of functions	1
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
Nominal supply voltage (Vsup)	5 V
surface mount	NO
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Base Number Matches	1

Preview

Download Datasheet

View All

TECHNICAL DATA

KK74LS164

8-Bit Serial-Input/Parallel-Output

Shift Register

This 8-bit shift register features gated serial inputs and an

asynchronous reset. The gated serial inputs (A and B) permit complete

control over incoming data as a low at either (or both) input(s) inhibits

entry of the new data and resets the first flip flop to the low level at the

next clock pulse. A high level input enables the other input which will

then determine the state of the first flip-flop. Data at the serial inputs may

be changed while the clock is high or low, but only information meeting

the setup requirements will be entered clocking occurs or the low-to-high

level transition of the clock input. All inputs are diode-clamped to

minimize transmission-line effects.

•

Gated (Enable/Disable) Serial Inputs

•

Fully Buffered Clock and Serial Inputs

•

Asynchronous Clear

ORDERING INFORMATION

KK74LS164N Plastic

KK74LS164D SOIC

=0° to 70°C for all packages

PIN ASSIGNMENT

LOGIC DIAGRAM

FUNCTION TABLE

Inputs

Reset

PIN 14 =V

PIN 7 = GND

Clock

A1 A2

X X

H D

D H

Outputs

... Q

... L

no change

D Q

... Q

D Q

... Q

L L

L Q

... Q

D = data input

X = don’t care

- Q

= data shifted from the previous stage on a

rising edge at the clock input.

Recommended Resources

Parallel power op amp

Small power electric heater temperature detection control circuit

General connection methods of fluorescent lamps

Bidirectional thyristor zero-crossing switching circuit

bridge amplifier circuit

MCl4469 (general purpose) addressable asynchronous transmit or receive circuit

Nios 2 software build tools for eclipse freezes when creating a project: I encountered a problem when using "Tools - Nios 2 software build tools for eclipse" in Quartus 15.0. The specific problem is as follows: After opening Nios 2 software build tools for eclipse, it alwa...; CDW1996 FPGA/CPLD

DC power supply design: The power supply is an important part of the circuit system. The stability of the power supply voltage is closely related to the stability of the entire system operation. Therefore, it is essential to...; EE大学堂 Training Edition

[Qinheng RISC-V core CH582] BUG serial port can only receive up to 8 bytes at a time: Recently, I used the serial port to receive data from the serial screen, but I can only receive 8 bytes at a time: The serial port is configured as usual:GPIOB_SetBits( GPIO_Pin_7);GPIOB_ModeCfg( GPIO...; lugl4313820 Domestic Chip Exchange

Open Source & Group Purchase: RCSN's Wireless Multi-channel Serial Port Tool is here~: Before the National Day, the wireless serial port tool produced by @RCSN is here . This tool originated from RCSN's business trip last year. A lot of serial port communication or debugging was needed ...; EEWORLD社区 DIY/Open Source Hardware

How to Learn FPGA: I saw a relatively comprehensive and classic FPGA learning route on the Internet and couldn’t help but repost it. The original source and the original author’s blog are detailed at the end of the arti...; aerobotics FPGA/CPLD

Share a RF power amplifier design guide: RF Power Amplifier Design Specifications and Guidelines Chapter 1 RF Power Amplifier Design Step 11.1 Determine the design plan 11.1.1 GSM and PHS base station systems1 1.1.2 CDMA and WCDMA base stati...; Stephenhu1984 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components