531MA985M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531MA985M000DGR

531MA985M000DGR: DescriptionLVPECL Output Clock Oscillator, 985MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA985M000DGR Overview

LVPECL Output Clock Oscillator, 985MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA985M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	985 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Do you know about the safe and precise ranging chipset SR100T?

Schematic diagram of a sound and light dual control energy-saving switch circuit

Used for LOGO! Scraper control circuit a

DC shunt motor speed control circuit

Electroplating timing self-stop reporting circuit

Double T-type frequency selective oscillator

Power Management Solutions for Multimedia Mobile Phones: Multimedia applications such as mobile TV, mobile gaming, and audio playback present a huge challenge to power management design in mobile phones. Mobile phone designers need to keep the phone small a...; birdpaladin Power technology

I received the book on the basics of power supply design and I feel it is necessary to share it: I saw there was a lucky draw in the group, so I signed up. I didn't expect that I was selected. I received a very exquisite professional book "Basics of Power Supply Design". This book was written by ...; g6g6 TI Technology Forum

Introduction to Digital Filtering: This section mainly introduces the mathematical models of direct convolution filtering and recursive filtering, as well as the issues that need to be paid attention to when calling digital filtering p...; fighting Analog electronics

IEC61000-4-5 coupling mode: In IEC61000-4-5, only LN, LPE, and N-PE have requirements, but not LN-PE. Why is this? Doesn't the instantaneous voltage or current induced by lightning or switching flow through all conductors?...; 嗯哼哼 Power technology

[RT-Thread Reading Notes] RT-Thread Reading Notes Summary: [i=s]This post was last edited by a student of media at 2019-5-12 16:54[/i] [align=center][md]#[color=#9932cc]【RT-Thread Reading Notes】RT-Thread Reading Notes Overall Summary[/color]#[/md][/align] [md...; 传媒学子 Real-time operating system RTOS

MSP430 Program Library--Digital Tube Display: [i=s]This post was last edited by fish001 on 2019-12-10 20:14[/i]Digital tubes are also one of the most commonly used output devices in single-chip microcomputer systems (along with liquid crystals, l...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components