A Business Partner of Renesas Electronics Corporation.
μ
PG2163T5N
GaAs Integrated Circuit
Broadband SPDT Switch for Dual-Band Wireless LAN
DESCRIPTION
Data Sheet
The
μ
PG2163T5N is GaAs MMIC SPDT (Single Pole Double Throw) switch which was developed for 2.4 GHz and 6
GHz dual-band wireless LAN. This device can operate at frequencies from 0.5 to 2.5 GHz, 4.9 to 6.0 GHz and 8.0 GHz,
with low insertion loss and high isolation.
high-density surface mounting.
This device is housed in a 6-pin plastic TSON (Thin Small Out-line Non-leaded) package. And this package is able to
<R>
FEATURES
• Operating frequency
• Switch control voltage
• Low insertion loss
• High isolation
<R>
SC
-In
ON
Re
p
• Handling power
: ISL5 = 38 dB TYP. @ f = 1.0 to 2.5 GHz
: P
in (1 dB)
= +31.0 dBm TYP. @ f = 2.5 GHz, V
cont (H)
= 3.0 V, V
cont (L)
= 0 V
: P
in (1 dB)
= +29.0 dBm TYP. @ f = 6.0 GHz, V
cont (H)
= 3.0 V, V
cont (L)
= 0 V
• High-density surface mounting : 6-pin plastic TSON package (1.5
×
1.5
×
0.37 mm)
APPLICATIONS
• Dual-band wireless LAN (IEEE802.11a/b/g/n), etc.
ORDERING INFORMATION
Part Number
Order Number
lac
em
TI
en
N
: V
cont (H)
= 2.8 to 5.0 V (3.0 V TYP.)
: V
cont (L)
=
−0.3
to 0.3 V (0 V TYP.)
: L
ins
1 = 0.40 dB TYP. @ f = 2.4 to 2.5 GHz
: L
ins
2 = 0.50 dB TYP. @ f = 4.9 to 6.0 GHz
: L
ins
3 = 0.90 dB TYP. @ f = 8.0 GHz
: L
ins
4 = 0.50 dB TYP. @ f = 0.5 to 2.5 GHz
: ISL1 = 38 dB TYP. @ f = 2.4 to 2.5 GHz
: ISL2 = 30 dB TYP. @ f = 4.9 to 6.0 GHz
: ISL3 = 23 dB TYP. @ f = 8.0 GHz
: ISL4 = 43 dB TYP. @ f = 0.5 to 1.0 GHz
Package
Marking
G4X
6-pin plastic TSON
(Pb-Free)
: f = 0.5 to 2.5 GHz, 4.9 to 6.0 GHz and 8.0 GHz
t:
Supplying Form
•
Embossed tape 8 mm wide
•
Pin 1, 6 face the perforation side of the tape
•
Qty 3 kpcs/reel
μ
PG2163T5N-E2
μ
PG2163T5N-E2-A
DI
D
ro
p
Remark
To order evaluation samples, please contact your nearby sales office.
Part number for sample order:
μ
PG2163T5N-A
CAUTION
Although this device is designed to be as robust as possible, ESD (Electrostatic Discharge) can damage this
device. This device must be protected at all times from ESD. Static charges may easily produce potentials of
several kilovolts on the human body or equipment, which can discharge without detection. Industry-standard
ESD precautions must be employed at all times.
The mark <R> shows major revised points.
The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.
R09DS0019EJ0300 Rev.3.00
May 19, 2011
UE
CG
21
D
63
X
R09DS0019EJ0300
Rev.3.00
May 19, 2011
3
Page 1 of 8
A Business Partner of Renesas Electronics Corporation.
μ
PG2163T5N
PIN CONNECTIONS AND INTERNAL BLOCK DIAGRAM
(Top View)
(Top View)
(Bottom View)
Pin No.
1
Pin Name
GND
V
cont
2
1
6
1
6
4
5
3
4
3
4
4
3
6
Remark
Exposed pad : GND
TRUTH TABLE
V
cont
1
High
Low
V
cont
2
Low
High
IN (ANT)−OUT1 (TX)
OFF
ON
IN (ANT)−OUT2 (RX)
ON
ABSOLUTE MAXIMUM RATINGS (T
A
= +25°C, unless otherwise specified)
Parameter
Switch Control Voltage
Input Power
Symbol
V
cont
P
in
T
A
Ratings
SC
-In
ON
Re
p
Operating Ambient Temperature
Storage Temperature
T
stg
Parameter
Symbol
V
cont (H)
V
cont (L)
f1
f2
f3
f4
f5
MIN.
2.8
Switch Control Voltage (H)
Switch Control Voltage (L)
Operating Frequency 1
Operating Frequency 2
Operating Frequency 3
Operating Frequency 4
Operating Frequency 5
−0.3
2.4
4.9
−
Note 1
Note 1
Note 2
Note 3
lac
em
<R>
RECOMMENDED OPERATING RANGE (T
A
= +25°C, unless otherwise specified)
TYP.
3.0
0
−
−
8.0
−
−
MAX.
5.0
0.3
2.5
6.0
−
1.0
2.4
Unit
V
V
GHz
GHz
GHz
GHz
GHz
DI
D
Note 3
Notes 1.
DC blocking capacitors = 4 pF
2.
DC blocking capacitors = 2 pF
3.
DC blocking capacitors = 100 pF
R09DS0019EJ0300 Rev.3.00
May 19, 2011
ro
p
TI
en
N
OFF
−6.0
to +6.0
+32
V
−45
to +85
°C
−55
to +135
°C
0.5
1.0
t:
Unit
dBm
3
OUT1 (TX)
V
cont
1
IN (ANT)
2
5
2
5
UE
CG
21
D
63
X
6
1
2
3
OUT2 (RX)
G4X
5
2
Page 2 of 8
A Business Partner of Renesas Electronics Corporation.
μ
PG2163T5N
<R>
ELECTRICAL CHARACTERISTICS
(T
A
= +25°C, V
cont (H)
= 3.0 V, V
cont (L)
= 0 V, Z
0
= 50
Ω,
DC blocking capacitors = 4 pF,
unless otherwise specified)
Parameter
Insertion Loss 1
Insertion Loss 2
Insertion Loss 3
Insertion Loss 4
Isolation 1
Isolation 2
Isolation 3
Isolation 4
Isolation 5
Input Return Loss 1
Input Return Loss 2
Input Return Loss 3
Input Return Loss 4
Output Return Loss 1
Output Return Loss 2
Output Return Loss 3
Output Return Loss 4
Symbol
L
ins
1
L
ins
2
L
ins
3
L
ins
4
ISL1
ISL2
ISL3
ISL4
ISL5
f = 2.4 to 2.5 GHz
f = 4.9 to 6.0 GHz
f = 8.0 GHz
Note 1
f = 0.5 to 2.5 GHz
f = 2.4 to 2.5 GHz
f = 4.9 to 6.0 GHz
f = 8.0 GHz
Note 1
f = 0.5 to 1.0 GHz
f = 1.0 to 2.5 GHz
f = 2.4 to 2.5 GHz
f = 4.9 to 6.0 GHz
f = 8.0 GHz
Note 1
TI
en
N
RL
in
1
RL
in
2
RL
in
3
RL
in
4
f = 0.5 to 2.5 GHz
Note 2
t:
RL
out
1
RL
out
2
RL
out
3
RL
out
4
f = 2.4 to 2.5 GHz
f = 4.9 to 6.0 GHz
f = 8.0 GHz
Note 1
SC
-In
ON
Re
p
1 dB Loss Compression
Input Power 1
Note 3
f = 0.5 to 2.5 GHz
lac
em
P
in (1 dB)
1 f = 2.4 to 2.5 GHz
1 dB Loss Compression
Input Power 2
Note 3
P
in (1 dB)
2 f = 4.9 to 6.0 GHz
Input 3rd Order Intercept Point
Switch Control Current
Switch Control Speed
IIP
3
I
cont
t
SW
50% CTL to 90/10%
Notes 1.
DC blocking capacitors = 2 pF
2.
DC blocking capacitors = 100 pF
range.
3.
P
in (1 dB)
is measured the input power level when the insertion loss increases more 1 dB than that of linear
DI
D
Caution This device is used it is necessary to use DC blocking capacitors.
R09DS0019EJ0300 Rev.3.00
May 19, 2011
ro
p
UE
CG
21
D
63
X
Test Conditions
MIN.
−
−
TYP.
0.40
0.50
MAX.
0.60
0.80
−
−
0.90
Note 2
Unit
dB
dB
−
0.50
38
30
−
35
27
−
23
Note 2
40
35
−
−
43
38
Note 2
15
15
−
15
−
−
−
−
−
−
−
−
−
−
−
20
15
15
15
20
+31.0
Note 2
−
−
−
1.0
−
+29.0
+55
0.1
50
3
dB
dB
dB
dB
dB
dB
dB
dB
dB
−
−
−
−
−
−
−
dB
dB
dB
dB
dB
dB
dBm
−
−
−
−
−
dBm
dBm
μ
A
ns
Page 3 of 8
A Business Partner of Renesas Electronics Corporation.
μ
PG2163T5N
MOUNTING PAD AND SOLDER MASK LAYOUT DIMENSIONS
6-PIN PLASTIC TSON (UNIT: mm)
0.3
SC
-In
ON
Re
p
0.15
0.25
lac
em
TI
en
N
0.3
0.475
0.25
0.35
t:
0.475
SOLDER MASK
0.55
Solder thickness : 0.08 mm
Remark
The mounting pad and solder mask layouts in this document are for reference only.
When designing PCB, please consider workability of mounting, solder joint reliability, prevention of solder
bridge and so on, in order to optimize the design.
DI
D
R09DS0019EJ0300 Rev.3.00
May 19, 2011
ro
p
0.5
0.5
UE
CG
21
D
63
X
0.5
0.3
MOUNTING PAD
1.0
0.3
0.2
0.5
0.5
3
Page 5 of 8