NBC12429FNR2 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> NBC12429FNR2

NBC12429FNR2: DescriptionPhase Locked Loops - PLL 3.3V/5V Programmable; CategoryThe embedded processor and controller Microcontrollers and processors; File Size270KB，22 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn

Download Datasheet Parametric Compare View All

NBC12429FNR2 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	NBC12429FNR2	-	-	View	Buy Now

NBC12429FNR2 Overview

Phase Locked Loops - PLL 3.3V/5V Programmable

NBC12429FNR2 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ON Semiconductor
Parts packaging code	QLCC
package instruction	PLASTIC, LCC-28
Contacts	28
Reach Compliance Code	not_compliant
ECCN code	EAR99
Other features	ALSO OPRATES AT 5V SUPPLY
JESD-30 code	S-PQCC-J28
JESD-609 code	e0
length	11.505 mm
Number of terminals	28
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	400 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	240
Master clock/crystal nominal frequency	20 MHz
Certification status	Not Qualified
Maximum seat height	4.57 mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn80Pb20)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	11.505 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

Preview

Download Datasheet

View All

NBC12429, NBC12429A

3.3V/5V Programmable PLL

Synthesized Clock

Generator

25 MHz to 400 MHz

Description

http://onsemi.com

MARKING

DIAGRAMS

1 28

The NBC12429 and NBC12429A are general purpose,

Phase−Lock−Loop (PLL) based synthesized clock sources. The VCO

will operate over a frequency range of 200 MHz to 400 MHz. The

VCO frequency is sent to the N−output divider, where it can be

configured to provide division ratios of 1, 2, 4, or 8. The VCO and

output frequency can be programmed using the parallel or serial

interfaces to the configuration logic. Output frequency steps of

125 kHz, 250 kHz, 500 kHz, or 1.0 MHz can be achieved using a

16 MHz crystal, depending on the output dividers. The PLL loop filter

is fully integrated and does not require any external components.

Features

281

PLCC−28

FN SUFFIX

CASE 776

NBC12429xG

AWLYYWW

•

Best−in−Class Output Jitter Performance,

±20

ps Peak−to−Peak

25 MHz to 400 MHz Programmable Differential PECL Outputs

Fully Integrated Phase−Lock−Loop with Internal Loop Filter

LQFP−32

FA SUFFIX

CASE 873A

NBC12

429x

AWLYYWWG

Parallel Interface for Programming Counter and Output Dividers

During Powerup

•

Minimal Frequency Overshoot

Serial 3−Wire Programming Interface

Crystal Oscillator Interface

Operating Range: V

= 3.135 V to 5.25 V

CMOS and TTL Compatible Control Inputs

QFN32

MN SUFFIX

CASE 488AM

NBC12

429x

AWLYYWWG

Pin and Function Compatible with Motorola MC12429 and

MPC9229

•

0°C to 70°C Ambient Operating Temperature (NBC12429)

•

−40°C

to 85°C Ambient Operating Temperature (NBC12429A)

•

Pb−Free Packages are Available

= Blank or A

= Assembly Location

WL, L = Wafer Lot

YY, Y

= Year

WW, W = Work Week

G or

= Pb−Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 18 of this data sheet.

Semiconductor Components Industries, LLC, 2009

January, 2009

−

Rev. 13

Publication Order Number:

NBC12429/D

NBC12429FNR2 Related Products

	NBC12429FNR2	NBC12429FAR2	NBC12429AFN	NBC12429AFNR2	NBC12429AFAR2	NBC12429FN	NBC12429AFA
Description	Phase Locked Loops - PLL 3.3V/5V Programmable	Phase Locked Loops - PLL 3.3V/5V Programmable	Phase Locked Loops - PLL 3.3V/5V Programmable	Clock Generators & Support Products 3.3V/5V Programmable	Clock Generators & Support Products 3.3V/5V Programmable	Phase Locked Loops - PLL 3.3V/5V Programmable	Phase Locked Loops - PLL 3.3V/5V Programmable
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	QLCC	QFP	QLCC	QLCC	QFP	QLCC	QFP
package instruction	PLASTIC, LCC-28	LQFP-32	PLASTIC, LCC-28	QCCJ,	LQFP-32	PLASTIC, LCC-28	LQFP-32
Contacts	28	32	28	28	32	28	32
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Other features	ALSO OPRATES AT 5V SUPPLY	ALSO OPRATES AT 5V SUPPLY	ALSO OPRATES AT 5V SUPPLY	ALSO OPRATES AT 5V SUPPLY	ALSO OPRATES AT 5V SUPPLY	ALSO OPRATES AT 5V SUPPLY	ALSO OPRATES AT 5V SUPPLY
JESD-30 code	S-PQCC-J28	S-PQFP-G32	S-PQCC-J28	S-PQCC-J28	S-PQFP-G32	S-PQCC-J28	S-PQFP-G32
JESD-609 code	e0	e0	e0	e0	e0	e0	e0
length	11.505 mm	7 mm	11.505 mm	11.505 mm	7 mm	11.505 mm	7 mm
Number of terminals	28	32	28	28	32	28	32
Maximum operating temperature	70 °C	70 °C	85 °C	85 °C	85 °C	70 °C	85 °C
Minimum operating temperature	-	-	-40 °C	-40 °C	-40 °C	-	-40 °C
Maximum output clock frequency	400 MHz	400 MHz	400 MHz	400 MHz	400 MHz	400 MHz	400 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	LQFP	QCCJ	QCCJ	LQFP	QCCJ	LQFP
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER	FLATPACK, LOW PROFILE	CHIP CARRIER	CHIP CARRIER	FLATPACK, LOW PROFILE	CHIP CARRIER	FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)	240	240	235	235	240	240	240
Master clock/crystal nominal frequency	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.57 mm	1.6 mm	4.57 mm	4.57 mm	1.6 mm	4.57 mm	1.6 mm
Maximum supply voltage	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn80Pb20)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn80Pb20)	Tin/Lead (Sn80Pb20)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	J BEND	GULL WING	J BEND	J BEND	GULL WING	J BEND	GULL WING
Terminal pitch	1.27 mm	0.8 mm	1.27 mm	1.27 mm	0.8 mm	1.27 mm	0.8 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	30	30	NOT SPECIFIED	NOT SPECIFIED	30	30	30
width	11.505 mm	7 mm	11.505 mm	11.505 mm	7 mm	11.505 mm	7 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER
Maker	ON Semiconductor	-	ON Semiconductor	ON Semiconductor	ON Semiconductor	ON Semiconductor	ON Semiconductor
Is Samacsys	-	N	N	N	N	-	N
Humidity sensitivity level	-	2	1	1	-	1	2
Base Number Matches	-	1	1	1	1	-	1

Recommended Resources

Hitachi double tube emergency fluorescent lamp circuit diagram

Mileage-fuel consumption counting circuit

Operational transconductance amplifier circuit

555 multi-channel coding remote control transmitter circuit

TTL crystal oscillator

Computer motherboard circuit diagram 830_06

[Contactless facial recognition access control system] + 1-MAIX_BIT development environment construction: [i=s]This post was last edited by manhuami2007 on 2022-7-7 19:48[/i]1. Introduction to MaixBit development board MaixBit is a development board designed by sipeed based on the K210 chip. The K210 chip...; manhuami2007 DigiKey Technology Zone

【Project source code】Data on FPGA-based DDR3: I'm sending you some ddr3 information to help you and others. Friends who are interested can take a look.attach://460080.rar...; 小梅哥 Altera SoC

A collection of selected C language resources - from basic theory to embedded development practice: C language is a kind of high-level programming language, and its predecessor is "ALGOL". Its founders are Brown W. Carnihan and Dennis M. Leach. After continuous development, C language has the advant...; arui1999 Download Centre

Why was DP1332E suddenly chosen as the PN532 replacement compatible chip?: The domestic DP1332E hardware and software are perfectly compatible with PN532 , which solves the unstable supply problem of PN532 . It is so simple to replace the domestic PN532 . At the same time, i...; dnsj042 RF/Wirelessly

How is the brightness of LCD segment code screen defined?: [align=left][color=#333333][font=微软雅黑, arial][font=微软雅黑] LCD segment screen brightness is an indicator of display clarity. Passive display LCDs are expressed in contrast, generally 5:1~20:1, while act...; 晶拓 Integrated technical exchanges

WeChat applet and RSL10 Bluetooth two-way communication: [i=s]This post was last edited by dql2016 on 2021-6-29 10:47[/i]After the connection is successful, the data collected by RSL10 is sent to the WeChat applet in the form of notification. Previously, th...; dql2016 onsemi and Avnet IoT Innovation Design Competition

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components