VNP14NV04-E datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Power management> VNP14NV04-E

VNP14NV04-E: DescriptionGate Drivers N-Ch 40V 14A OmniFET; Categorysemiconductor Power management; File Size1MB，31 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Parametric View All

VNP14NV04-E Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	VNP14NV04-E	-	-	View	Buy Now

VNP14NV04-E Overview

Gate Drivers N-Ch 40V 14A OmniFET

VNP14NV04-E Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	STMicroelectronics
Product Category	Gate Drivers
RoHS	Details
Mounting Style	Through Hole
Package / Case	TO-220-3
Product	MOSFET Gate Drivers
Number of Drivers	1 Driver
Configuration	Single
Rise Time	350 ns
Fall Time	150 ns
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 150 C
Type	Non-Inverting
Qualification	AEC-Q100
Packaging	Tube
Number of Outputs	1 Output
Operating Temperature Range	- 40 C to + 150 C
Maximum Turn-Off Delay Time	1350 ns
Maximum Turn-On Delay Time	250 ns
Operating Supply Current	20 mA
Pd - Power Dissipation	74 W
Factory Pack Quantity	1000
Unit Weight	0.079014 oz

Preview

Download Datasheet

View All

VNB14NV04, VND14NV04

VND14NV04-1, VNS14NV04

"OMNIFET II"

fully autoprotected Power MOSFET

Features

TYPE

VNB14NV04

VND14NV04

VND14NV04-1

VNS14NV04

■

DS(on)

lim

clamp

TO-252 (DPAK)

35 mΩ

12 A

40 V

TO-251 (IPAK)

Linear current limitation

Thermal shutdown

Short circuit protection

Integrated clamp

Low current drawn from input pin

Diagnostic feedback through input pin

ESD protection

Direct access to the gate of the Power

MOSFET (analog driving)

Compatible with standard Power MOSFET

SO-8

PAK

Description

The

VNB14NV04, VND14NV04, VND14NV04-1 and

VNS14NV04

are monolithic devices made using

STMicroelectronics VIPower™ M0 technology,

intended for replacement of standard power

MOSFETS in DC to 50 KHz applications. Built-in

thermal shutdown, linear current limitation and

overvoltage clamp protect the chip in harsh

environments.

Fault feedback can be detected by monitoring the

voltage at the input pin.

■

Table 1.

Device summary

Tube

VNB14NV04

VND14NV04

VND14NV04-1

VNS14NV04

Tube (lead free)

VNB14NV04-E

VND14NV04-E

VND14NV04-1-E

Tape and reel

VNB14NV0413TR

VND14NV0413TR

Tape and reel (lead free)

VNB14NV04TR-E

VND14NV04TR-E

Package

PAK

TO-252 (DPAK)

TO-251 (IPAK)

SO-8

September 2013

Doc ID 7393 Rev 9

1/31

www.st.com

List of figures

VNB14NV04, VND14NV04, VND14NV04-1, VNS14NV04

List of figures

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Figure 17.

Figure 18.

Figure 19.

Figure 20.

Figure 21.

Figure 22.

Figure 23.

Figure 24.

Figure 25.

Figure 26.

Figure 27.

Figure 28.

Figure 29.

Figure 30.

Figure 31.

Figure 32.

Figure 33.

Figure 34.

Figure 35.

Figure 36.

Figure 37.

Figure 38.

Figure 39.

Figure 40.

Figure 41.

Figure 42.

Figure 43.

Figure 44.

Figure 45.

Figure 46.

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Current and voltage conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Switching time test circuit for resistive load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Test circuit for diode recovery times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Unclamped inductive load test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Unclamped inductive waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Input charge test circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Source-drain diode forward characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Static drain source on resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Derating curve . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Static drain-source on resistance vs. input voltage (part 1/2) . . . . . . . . . . . . . . . . . . . . . . . 12

Static drain-source on resistance vs. input voltage (part 2/2) . . . . . . . . . . . . . . . . . . . . . . . 12

Transconductance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Static drain-source on resistance vs. id . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Transfer characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Turn-on current slope (part 1/2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Turn-on current slope (part 2/2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Input voltage vs. input charge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Turn-off drain source voltage slope (part 1/2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Turn-off drain source voltage slope (part 2/2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Capacitance variations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Switching time resistive load (part 1/2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Switching time resistive load (part 2/2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Output characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Normalized on resistance vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Normalized input threshold voltage vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Current limit vs. junction temperatures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Step response current limit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

DPAK maximum turn-off current versus load inductance . . . . . . . . . . . . . . . . . . . . . . . . . . 16

DPAK demagnetization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

PAK maximum turn-off current versus load inductance . . . . . . . . . . . . . . . . . . . . . . . . . 17

PAK demagnetization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

DPAK PC board

(1)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

DPAK R

thj-amb

vs PCB copper area in open box free air condition. . . . . . . . . . . . . . . . . . . 18

DPAK thermal impedance junction ambient single pulse . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Thermal fitting model of an OMNIFET II in DPAK. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

SO-8 PC board

(1)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

SO-8 R

thj-amb

vs PCB copper area in open box free air condition . . . . . . . . . . . . . . . . . . . 20

PAK PC board

(1)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

PAK R

thj-amb

vs PCB copper area in open box free air condition . . . . . . . . . . . . . . . . . . 21

PAK thermal impedance junction ambient single pulse . . . . . . . . . . . . . . . . . . . . . . . . . 22

Thermal fitting model of an OMNIFET II in D

PAK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

TO-251 (IPAK) package dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

PAK package dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

TO-252 (DPAK) package dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

SO-8 package dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

4/31

Doc ID 7393 Rev 9

Recommended Resources

TDA1015T power amplifier circuit diagram

Sign indicator circuit

Frequency shift keying demodulator circuit composed of NE565 and μA71002

Electrician's schematic electrical schematic circuit (1)

Power supply example circuit diagram using SI9120

Highly sensitive wireless detector circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components