EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001EG-0153CDI

Description
Programmable Oscillators
CategoryPassive components   
File Size170KB,21 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3Q001EG-0153CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001EG-0153CDI - - View Buy Now

8N3Q001EG-0153CDI Overview

Programmable Oscillators

8N3Q001EG-0153CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
ProductXO
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Why do we need to indicate the design version when placing an order for AD designed PCB?
Because there are too many AD versions, it is easy to make mistakes when exporting gerber files due to version compatibility issues. For safety reasons, it is recommended to provide gerber files, or i...
捷多邦PCB技术 PCB Design
[Open Source] Development Environment Construction Tutorial - Crazy Shell ARM Dual Processor Development Board Series
Table of contents IntroductionSection 1MDK5.11aSection 2JLINK Driver InstallationSection 3USB to Serial Driver InstallationSection 4Serial Port Debugging AssistantIntroduction This document mainly int...
fengke 51mcu
Today at 10:00 AM TI Live: Industry's Most Accurate 3D Hall Effect Position Sensor
Today at 10:00 AM Live: Industry's Most Accurate 3D Hall Effect Position SensorClick here to enter the live broadcast Tips: When filling in the form item [Which channel did you use to register for thi...
EEWORLD社区 Sensor
Jlink debugging cannot enter the Main function, always jumps to LDR R0 in startup, =SystemInit
Jlink debugging cannot enter the Main function and keeps jumping to LDR R0, =SystemInit in startup. Has anyone encountered this before and how to solve it?...
liaohuimin245 GD32 MCU
Detailed explanation of mailbox exampe, a built-in routine of DSP/BIOS
The main program of the routine:#include std.h#include log.h#include mbx.h#include tsk.h#include "mailboxcfg.h"#define NUMMSGS 3 /* number of messages */#define TIMEOUT 10typedef struct MsgObj {Int id...
火辣西米秀 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号