EEWORLDEEWORLDEEWORLD

Part Number

Search

C1206T682J3GAL

Description
Multilayer Ceramic Capacitors MLCC - SMD/SMT
CategoryPassive components   
File Size737KB,19 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

C1206T682J3GAL Online Shopping

Suppliers Part Number Price MOQ In stock  
C1206T682J3GAL - - View Buy Now

C1206T682J3GAL Overview

Multilayer Ceramic Capacitors MLCC - SMD/SMT

C1206T682J3GAL Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerKEMET
Product CategoryMultilayer Ceramic Capacitors MLCC - SMD/SMT
Capacitance6800 pF
Voltage Rating DC25 VDC
DielectricC0G (NP0)
Tolerance5 %
Case Code - in1206
Case Code - mm3216
Height-
Maximum Operating Temperature+ 125 C
Minimum Operating Temperature- 55 C
Termination-
ProductGeneral Type MLCCs
PackagingReel
Length3.2 mm
Package / Case1206 (3216 metric)
Termination StyleSMD/SMT
Voltage Rating AC-
Width1.6 mm
Capacitance - nF6.8 nF
Capacitance - uF0.0068 uF
ClassClass 1
Unit Weight0.000571 oz
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
Commercial Off-The-Shelf (COTS) for Higher Reliability
Applications, C0G Dielectric, 10 – 250 VDC
Overview
KEMET’s COTS program is an extension of KEMET knowledge of
high reliability test regimes and requirements. KEMET regularly
supplies “up-screened” products by working with customer
drawings and imposing specified design and test requirements.
The COTS program offers the same high quality and high
reliability components as up-screened products, but at a lower
cost to the customer. This is accomplished by eliminating the
need for customer-specific drawings to achieve the reliability
level required for customer applications. A series of tests and
inspections have been selected to provide the accelerated
conditioning and 100% screening necessary to eliminate infant
mortal failures from the population.
KEMET’s C0G dielectric features a 125°C maximum operating
temperature and is considered “stable.” The Electronics
Components, Assemblies & Materials Association (EIA)
characterizes C0G dielectric as a Class I material. Components
of this classification are temperature compensating and are
suited for resonant circuit applications or those where Q and
stability of capacitance characteristics are required. C0G exhibits
no change in capacitance with respect to time and voltage
and boasts a negligible change in capacitance with reference
to ambient temperature. Capacitance change is limited to ±30
ppm/ºC from −55°C to +125°C.
All COTS testing includes voltage conditioning and post-
electrical testing as per MIL–PRF–55681. For enhanced
reliability, KEMET also provides the following test level options
and conformance certifications:
Test Level A
Voltage Conditioning
DWV
IR@25°C
CAP
DF
PDA 8%
C of C
Test Level B
Voltage Conditioning
DWV
IR@25°C
CAP
DF
PDA 8%
DPA
C of C
Test Level C
Voltage Conditioning
DWV
IR@25°C
CAP
DF
PDA 8%
DPA
85/85
C of C
Ordering Information
C
1206
T
104
Capacitance
Code (pF)
Two significant
digits + number
of zeros
Use 9 for
1.0 – 9.9 pF
Use 8 for
0.5 – .99 pF
ex. 2.2 pF = 229
ex. 0.5 pF = 508
K
Capacitance
Tolerance
1
B = ±0.10 pF
C = ±0.25 pF
D = ±0.5 pF
F = ± 1%
G = ±2%
J = ±5%
K = ±10%
M = ±20%
5
G
A
C
TU
Case Size
Specification/
Ceramic
(L" x W")
Series
0402
0603
0805
1206
1210
1812
2220
T = COTS
Rated
Voltage Dielectric
Failure Rate/Design
(VDC)
G = C0G A = Testing per MIL–
8 = 10
4 = 16
PRF–55681 PDA 8%
3 = 25
B= Testing per MIL–
6 = 35
PRF–55681 PDA 8%,
DPA per EIA–469
5 = 50
1 = 100
C = Testing per MIL–
2 = 200
PRF–55681 PDA 8%, DPA
A = 250
per EIA–469, Humidity per
MIL–STD–202, Method
103, Condition A
Termination
Packaging/
2
Finish
Grade (C-Spec)
C = 100%
Matte Sn
L = SnPb
(5% Pb
minimum)
See
"Packaging
C-Spec
Ordering
Options
Table" below
1
2
Additional capacitance tolerance offerings may be available. Contact KEMET for details.
Additional termination finish options may be available. Contact KEMET for details.
One world. One KEMET
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 • 864-963-6300 • www.kemet.com
C1026_C0G_COTS_SMD • 7/25/2016
1
Nonvolatile MRAM and its cell structure
The excellent performance of MRAM enables it to quickly replace the currently widely used DRAM memory and EEPROM flash memory as the memory of the new generation of computers. MRAM is currently the be...
是酒窝啊 ARM Technology
FPGA controls DSP power-on reset procedure
module DSP_RST(input clk_25m,input RESETSTAT, //DSP reset status 0 means reset status 1 means working statusinput LOCKED, //Is the clock module normal?output ref LRESETNMIENz = 1'b0,//局部复位管脚output reg...
Jacktang DSP and ARM Processors
Sampling period
How can we make the sampling trigger period one tenth of the PWM period? How to choose the trigger source?...
lzx_18570633112 DSP and ARM Processors
Tax control: the distance between dream and reality
The distance between dream and reality is hundreds of billions The distance between dream and reality is hundreds of billions ■ Our reporter Hou Xiaoxuan and Wu Xiaowei The past two months have been a...
dgj Embedded System
Ask for help, recommendation, keywords
[i=s]This post was last edited by yl20084784 on 2019-7-13 23:46[/i]As shown in the figure, please recommend chip X. The basic function of this system is that 430 gives data to chip X through the seria...
yl20084784 MCU
It's holiday time, but we're still working overtime every day
What a miserable day! It’s the 30th, a holiday, but we are still discussing whether to work overtime. I think, logically, we don’t have to celebrate this grand holiday?...
btty038 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号