25618.123.111 datasheet, PDF - EEWORLD Datasheet

25618.123.111: DescriptionWire Terminal, 1.5mm2; CategoryThe connector terminals; File Size24KB，1 Pages; ManufacturerLear Corporation

Download Datasheet Parametric View All

25618.123.111 Overview

Wire Terminal, 1.5mm2

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Manufacturer's serial number	25618
terminal gender	MALE
Terminal and terminal strip types	WIRE TERMINAL
Conductor cross section	1.5 mm2
Base Number Matches	1

Explanation and correction of MSP430 MCU __delay_cycles precise delay: Here, I will discuss the issue of using __delay_cycles delay in MSP430 microcontroller. IAR for MSP430 compiler provides a compiler inline precise delay function (not a real[/backcolor][/color][/size]...; fish001 Microcontroller MCU

The optocoupler is broken, I can't figure out the reason, please give me some advice: Help → The schematic diagram is as follows. I thought of using an external high voltage to drive the relay on the board. It started to work normally. After using it for a while, the optocoupler broke ...; alianyyj Analog electronics

Qt Learning Road Chapter 9 Resource File: [align=left]In the previous chapter, we introduced how to use QAction to add actions. Among them, we used QIcon to load a png image. At that time, we used Qt resource files. Now let's take a closer lo...; 兰博 Embedded System

Measuring the reluctance problem: When measuring the magnetic resistance impedance value, the first test was more than 100K. After exchanging the multimeter probes, the test result was a few M. What caused this?...; 928083047 Analog electronics

Electromagnetic compatibility design of flyback power factor correction circuit: Electromagnetic compatibility (EMC) refers to the ability of an electronic device or system to work properly in its electromagnetic environment and not cause unbearable electromagnetic interference to...; zbz0529 Power technology

Analog circuit behavior model and simulation based on Verilog-A_.pdf: Analog circuit behavior model and simulation based on Verilog-A_.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components