Loadable PLD, 23.8ns, CMOS, PQFP240, QFP-240
Parameter Name | Attribute value |
Maker | Altera (Intel) |
Parts packaging code | QFP |
package instruction | FQFP, |
Contacts | 240 |
Reach Compliance Code | unknown |
ECCN code | 3A001.A.2.C |
Other features | 1728 LOGIC ELEMENTS; BUILT-IN JTAG BOUNDARY-SCAN TEST CIRCUITRY |
maximum clock frequency | 60.6 MHz |
JESD-30 code | S-PQFP-G240 |
JESD-609 code | e3 |
length | 32 mm |
Dedicated input times | 4 |
Number of terminals | 240 |
Maximum operating temperature | 125 °C |
Minimum operating temperature | -55 °C |
organize | 4 DEDICATED INPUTS |
Output function | REGISTERED |
Package body material | PLASTIC/EPOXY |
encapsulated code | FQFP |
Package shape | SQUARE |
Package form | FLATPACK, FINE PITCH |
Programmable logic type | LOADABLE PLD |
propagation delay | 23.8 ns |
Certification status | Not Qualified |
Maximum seat height | 4.1 mm |
Maximum supply voltage | 5.5 V |
Minimum supply voltage | 4.5 V |
Nominal supply voltage | 5 V |
surface mount | YES |
technology | CMOS |
Temperature level | MILITARY |
Terminal surface | MATTE TIN |
Terminal form | GULL WING |
Terminal pitch | 0.5 mm |
Terminal location | QUAD |
width | 32 mm |
Base Number Matches | 1 |