EEWORLDEEWORLDEEWORLD

Part Number

Search

DSC557-054124KI1T

Description
PROC SPECIFIC CLOCK GENERATOR
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size300KB,7 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

DSC557-054124KI1T Overview

PROC SPECIFIC CLOCK GENERATOR

DSC557-054124KI1T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionHVQCCN,
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresELIMINATED THE EXT QUARTZ CRYSTAL AND USED MEMS CLOCK GENERATORS AS EXT CLOCK
JESD-30 codeR-XQCC-N20
length5 mm
Humidity sensitivity level1
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency460 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Maximum seat height0.9 mm
Maximum supply voltage3.6 V
Minimum supply voltage2.25 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
width3.2 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches1
DSC557-05
Crystal-less™ Four Output PCIe Clock Generator
General Description
The DSC557-05 is a Crystal-less™, four
output PCI express clock generator meeting
Gen1, Gen2, and Gen3 specifications. The
clock generator uses proven silicon MEMS
technology to provide excellent jitter and
stability over a wide range of supply
voltages and temperatures. By eliminating
the external quartz crystal, MEMS clock
generators significantly enhance reliability
and accelerate product development, while
meeting stringent clock performance criteria
for a variety of communications, storage,
and networking applications.
DSC557-05 has an Output Enable / Disable
feature allowing it to disable all outputs
when OE1 and OE2 are low. Each output
enable
pin
controls
two
banks
of
synchronous PCIe clocks.
See the OE
function diagram for more detail.
The
device is available in a 20 pin QFN.
Additional output formats are in any
combination of LVPECL, LVDS, and HCSL.
Advanced Datasheet
Features
Meets PCIe Gen1, Gen2 & Gen3 specs
Available Output Formats:
o
o
HCSL, LVPECL, or LVDS
Mixed Outputs: LVPECL/HCSL/LVDS
Ext. Industrial: -40° to 105° C
Industrial: -40° to 85° C
Ext. commercial: -20° to 70° C
Wide Temperature Range
o
o
o
Supply Range of 2.25 to 3.6 V
Low Power Consumption
o
30% lower than competing devices
Qualified to MIL-STD-883
20 QFN
Excellent Shock & Vibration Immunity
o
Available Footprints:
o
Lead Free & RoHS Compliant
Short Lead Time: 2 Weeks
Block Diagram
Applications
Communications/Networking
o
o
o
o
o
Ethernet
1G, 10GBASE-T/KR/LR/SR, and FcoE
Routers and Switches
Gateways, VoIP, Wireless AP’s
Passive Optical Networks
*
Clk0+/-, Clk1+/-, Clk2 +/- and Clk3 +/- are
100 MHz as per PCIe standards. For other
frequencies, please contact the factory.
Storage
o
SAN, NAS, SSD, JBOD
Embedded Applications
o
Industrial, Medical, and Avionics
o
Security Systems and Office
Automation
o
Digital Signage, POS and others
______________________________________________________________________________________________________________________________________________
DSC557-05
Page 1
Advanced v1.5
Consumer Electronics
o
Smart TV, Bluray, STB
Why are XH connector manufacturers so stupid?
I designed a board and used an XH socket. I wanted to know the margins from the pin header to both ends. I searched all the manufacturers' information on LiChuang Mall and Baobao, but couldn't find it...
bigbat PCB Design
A summary of the most downloaded electronic technical materials this week (2020.6.1~5)
I have compiled the most downloaded materials this week as follows for your reference!Electromagnetic compatibility (EMC) testing and rectification super classic download: https://download.eeworld.com...
高进 Download Centre
Synplify Quick Start
...
至芯科技FPGA大牛 FPGA/CPLD
upyLoader failed to initialize the file transfer. How can I solve this problem?
After my attempts, I can write the code directly through Putty. I would like to ask you whether it is a problem with my board or the firmware....
Chinalot MicroPython Open Source section
Introduction to the factors that cause the switching power supply loop instability
In the design process of switching power supply, the design of control loop is very important, and it can even determine the success or failure of the power supply, so most of the loop problems encoun...
alan000345 TI Technology Forum
Several RP2040 boards added in recent MicroPython updates
In the recent MicroPython update, several RP2040 development boards were addedrp2/boards: Add Pimoroni Tiny 2040. rp2/boards: Add Pimoroni Pico LiPo 16MB. rp2/boards: Add Pimoroni Pico LiPo 4MB. rp2/b...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号