HCTS21DMSH datasheet, PDF - EEWORLD Datasheet

HCTS21DMSH: DescriptionIC,LOGIC GATE,DUAL 4-INPUT AND,CMOS, RAD HARD,DIP,14PIN,CERAMIC; Categorylogic logic; File Size213KB，6 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

HCTS21DMSH Overview

IC,LOGIC GATE,DUAL 4-INPUT AND,CMOS, RAD HARD,DIP,14PIN,CERAMIC

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Renesas Electronics Corporation
Reach Compliance Code	not_compliant
JESD-30 code	R-XDIP-T14
JESD-609 code	e0
Load capacitance (CL)	50 pF
Logic integrated circuit type	AND GATE
MaximumI(ol)	0.00005 A
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Prop。Delay @ Nom-Sup	22 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	38535V;38534K;883S
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
total dose	1M Rad(Si) V
Base Number Matches	1

	HCTS21DMSH	HCTS21KMSH
Description	IC,LOGIC GATE,DUAL 4-INPUT AND,CMOS, RAD HARD,DIP,14PIN,CERAMIC	IC,LOGIC GATE,DUAL 4-INPUT AND,CMOS, RAD HARD,FP,14PIN,CERAMIC
Is it Rohs certified?	incompatible	incompatible
Maker	Renesas Electronics Corporation	Renesas Electronics Corporation
Reach Compliance Code	not_compliant	not_compliant
JESD-30 code	R-XDIP-T14	R-XDFP-F14
JESD-609 code	e0	e0
Load capacitance (CL)	50 pF	50 pF
Logic integrated circuit type	AND GATE	AND GATE
MaximumI(ol)	0.00005 A	0.00005 A
Number of terminals	14	14
Maximum operating temperature	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C
Package body material	CERAMIC	CERAMIC
encapsulated code	DIP	DFP
Encapsulate equivalent code	DIP14,.3	FL14,.3
Package shape	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	FLATPACK
power supply	5 V	5 V
Prop。Delay @ Nom-Sup	22 ns	22 ns
Certification status	Not Qualified	Not Qualified
Schmitt trigger	NO	NO
Filter level	38535V;38534K;883S	38535V;38534K;883S
Nominal supply voltage (Vsup)	5 V	5 V
surface mount	NO	YES
technology	CMOS	CMOS
Temperature level	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	FLAT
Terminal pitch	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL
total dose	1M Rad(Si) V	1M Rad(Si) V

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components