EEWORLDEEWORLDEEWORLD

Part Number

Search

ERCD-050-10.00-TBR-TTL-2-R

Description
Interconnection Device, ROHS COMPLIANT
CategoryThe connector    The connector   
File Size834KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

ERCD-050-10.00-TBR-TTL-2-R Overview

Interconnection Device, ROHS COMPLIANT

ERCD-050-10.00-TBR-TTL-2-R Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
Connector typeINTERCONNECTION DEVICE
Base Number Matches1
F-211-1
(0,80mm) .0315"
ERCD SERIES
ERCD–050–08.00–SBR–STR–1–D
ERCD–020–10.00–TEU–STR–1–R
EDGE RATE COAX CABLE ASSEMBLIES
SPECIFICATIONS
i
For complete specifications and
recommended PCB layouts see
www.samtec.com?ERCD
Cable:
34 AWG coax ribbon cable
Signal Routing:
50Ω Single-Ended
Plating:
Au over 50µ" (1,27µm) Ni
Operating Temp Range:
-25°C to +105°C
RoHS Compliant:
Yes
Mates with:
ERF8, ERM8
Broadside wiping
contacts reduce
unwanted
crosstalk
Cable
Length
6" (152,4mm)
Rated @ 7dB
Insertion Loss
ERCD
34 AWG
micro ribbon
coax cable
6.37 GHz / 12.74 Gbps
39.37" (1m)
2.19 GHz / 4.38 Gbps
Performance data for other cable lengths
and complete test data available at
www.samtec.com?ERCD or contact
sig@samtec.com
(0,80mm)
.0315" pitch
Rugged metal
latching system
Patent Pending
ERCD
NO. POSITIONS
PER ROW
WIRE
LENGTH
END
NO. 1
END
NO. 2
WIRING
OPTION
LATCH
END TO END
DV to DV
DV to Edge Mount (-TEX)
Edge Mount (-TEX)
POSITIONS
PER ROW
–010
–020
–030
–040
–050
–060
B
(23,47)
.924
(26,69)
1.051
(29,92)
1.178
–010, –020, –030,
–040, –050, –060
OAL = Wire Length +
B
02
01
–“XX.XX”
= Wire Length
in Inches
(95,3mm) 03.75"
minimum
–TTR
= Terminal, Top Right
–1
= Pin 1 to
Pin 1
Latch is
required
–TTL
= Terminal, Top Left
–2
= Pin 1 to
Pin 2
–L
= End No. 1
Standard Latch,
End No. 2
Squeeze Latch
(TEX only)
–TBR
02
= Terminal, Bottom Right
01
–3
= Pin 1 to
Pin N -1
–TBL
= Terminal, Bottom Left
A
(22,66) .892
(30,66) 1.207
(38,66) 1.522
(46,66) 1.837
(54,66) 2.152
(62,66) 2.467
–4
= Pin 1 to
Pin N
–R
= End No. 1
Squeeze Latch
(TEX only),
End No. 2
Standard Latch
–STR
= Socket, Top Right
A
–STL
= Socket, Top Left
–D
= Both Ends
Standard
Latch
Note:
Cable lengths longer than
40.00" (1 meter) are not
supported with S.I. test data.
–SBR
= Socket, Bottom Right
(18,75)
.738
–SBL
= Socket, Bottom Left
–N
= No Caps
(Both ends have
Latch option)
Note:
Verify part number and correct
wiring scheme with Samtec’s
Interactive Cable Builder at
www.samtec.com/cable_
builder/pitch.aspx
Note:
Some lengths, styles and
options are non-standard,
non-returnable.
–TEU
(10,15)
.400 (7,72)
.304
(13,76)
.542
= Terminal,
Edge Mount Up
–TED
END NO.1
(–STL SHOWN)
END NO.2
(–TTR SHOWN)
= Terminal,
Edge Mount Down
= Both ends
have Squeeze
Latch
(TEX only)
–B
WWW.SAMTEC.COM
OSAL operating system issues
We use low-power Bluetooth in our products, so I bought a CC2541 development board.Looking at the example code, I found that the OSAL operating system was used, which I had never used before. I follow...
chenbingjy Wireless Connectivity
Want to get better service? TE customer service said: "I can"
In the busy automotive product testing, data support is needed to ensure passenger safety and operational efficiency The choice of sensoris crucial I found the customer service phone number, but waste...
EEWORLD社区 Integrated technical exchanges
Is the '*' symbol in Verilog considered a multiplier?
Does a '*' in a Verilog formula mean that a multiplier is used? If there is a '*' sign in the array, does it count as using a multiplier? The following statement: ref_line0_data[0*36+:36];...
1nnocent EE_FPGA Learning Park
【Qinheng RISC-V core CH582】Evaluation summary
According to the submitted evaluation plan: 1. Unboxing and hardware appreciation 2. Development environment construction and data collection and download 3. Official routine evaluation of the develop...
kit7828 Domestic Chip Exchange
Cache Coherence
1. Configure cacheConfigure L1 Cache:CACHE_L1pSetSize(); CACHE_L1dSetSize(); Configure L2 cache:By default, L2 cache is disabled at startup, and all L2 is SRAM. If DSP/BIOS is enabled, L2 cache is aut...
fish001 DSP and ARM Processors
Draw a process flow chart for the production of a DC regulated power supply.
[i=s]This post was last edited by Electronic Xiaobai 2 on 2020-3-25 09:34[/i]Please help me draw a process flow chart for the production of DC regulated power supply....
电子小白2 Integrated technical exchanges

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号